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Abstract
This Thesis presents research on ultra low-power bioelectronics, focusing on purely ana-
logue methodologies and techniques stemming from the systematic, in-house developed,
transistor-level synthesis framework, termed the “Nonlinear Bernoulli Cell Formalism”
(NBCF). The NBCF is capable of converting coupled, nonlinear biological di↵eren-
tial equations into coupled, nonlinear electrical di↵erential equations and subsequently
into ultra-low power log-domain electrical circuits, or “Cytomimetic Circuits”. The
establishment of the aforementioned framework is achieved through the example re-
alisation of several, novel, non-linear, multi-dimensional, cytomimetic topologies, that
mimic a variety of biological function dynamics. The constructed topologies deal with
increased complexity emanating from the high-dimensionality, the highly inter-coupled
state variables and parameters, and the multitude of the potentially resulting dynami-
cal behaviours. Their e↵ective construction utilises design techniques in weak-inversion,
log-domain bioelectronics, specialising in the analysis and synthesis of static and dy-
namic translinear circuits. Moreover, statistical fabrication variability Monte Carlo
analyses investigate the robustness of the proposed topologies. Subsequent low-level
layout, post-layout simulations and fabrication of one of the proposed topologies (mam-
malian cell cycle) lead to the production of novel proof-of-concept measured chip results.
The measured results validate the feasibility of the NBCF.
Further to the establishment of the NBCF and its real-life feasibility, this Thesis serves
to suggest area and performance optimisation techniques for widely-used static and
dynamic translinear circuits which are pivotal blocks for our cytomimetic designs. Ini-
tially, the area optimisation is outlined, by proposing an area minimisation path for
the research group’s cochlear implant design. Novel circuit design techniques are imple-
mented, in order to reduce the size of log-domain cochlear implant processors. Moreover,
performance optimisation is performed by articulating a methodical, step-by-step sym-
bolic analysis of a variety of common, static and dynamic, translinear topologies in
weak-inversion electronics. The analysis relies upon a simplified EKV-based approxi-
mation. The impact of transistor-level design parameters upon performance and ideal
behaviour is captured, analysed and discussed in a quantitative and qualitative manner.
Finally, optimisation approaches are detailed whereby novel design rules are provided
for popular translinear topologies.
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Chapter 1
Thesis Overview
This thesis presents research on ultra low-power bioelectronics, focusing on method-
ologies and techniques that take advantage of the inherent traits of purely analogue,
bio-inspired electronics. It focuses primarily on establishing in the literature the sys-
tematic, in-house developed, transistor-level framework, termed the Nonlinear Bernoulli
Cell Formalism (NBCF). The NBCF is able to emulate continuous-time, continuous-
value, nonlinear dynamics, by exclusively utilising two basic monolithic components,
namely, Metal Oxide Semiconductor Transistors (MOSTs) and double-poly capacitors.
As a result, it is capable of converting coupled, nonlinear biological di↵erential equations
into coupled, nonlinear electrical di↵erential equations and subsequently ultra low-power
log-domain electrical circuits.
The establishment of the aforementioned framework has been achieved through the re-
alisation of novel, bio-inspired, non-linear, multi-dimensional topologies, that mimic a
variety of biological functions. The constructed topologies deal with increased complex-
ity emanating from the high-dimensionality, the highly inter-coupled state variables and
parameters and the multitude of the potential dynamical behaviours. Their e↵ective
construction utilises techniques in weak-inversion, log-domain, ultra-low power bioelec-
tronics, specialising in the analysis and synthesis of static and dynamic translinear
circuits. The resulting similarities between the original biological systems of nonlinear
Ordinary Di↵erential Equations (ODEs) and the proposed electrical ones, highlight the
systematic nature and the accuracy of the proposed mathematical framework.
Moreover, statistical fabrication variability Monte Carlo analyses investigate the robust-
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ness of the proposed topologies. Subsequent low-level layout, post-layout simulations
and fabrication of one of the proposed topologies lead to the production of novel proof-
of-concept measured results. The measured results, in turn, validate the feasibility of
the NBCF in real life, through comparison to ideal and pre-layout simulations of the
biological system.
Further to the establishment of the NBCF and its real-life feasibility analysis, this thesis
serves to provide area and performance optimisation techniques for widely-used static
and dynamic translinear circuits. Initially, the area optimisation is outlined by pro-
viding a proposed miniaturisation of the research group’s design of cochlear implants.
More specifically, various novel circuit design techniques are designed and implemented,
in order to reduce the size and cost of the log-domain cochlear implants. Moreover,
the performance optimisation is performed using a methodical, step-by-step, exploit-
ing a simplified EKV-based approximation, symbolic analysis of a variety of common,
static and dynamic translinear topologies in weak-inversion electronics. The impact of
transistor-level design parameters upon performance and ideal behaviour is captured,
analysed and discussed in a quantitative and qualitative manner. Finally, an optimisa-
tion algorithm is detailed whereby novel design rules are for the first time provided for
popular translinear topologies.
1.1 Thesis Structure
The thesis is structured as follows:
• Chapter 2: This Chapter provides an introduction to low-power bioinspired
electronics and their applications. It subsequently details cytomimetic circuits,
while also outlining their associated advantages in log-domain, ultra-low power
bioelectronics. Additionally, the underlying mathematical framework of cytomi-
metic circuits, the NBCF, is illustrated and analysed thoroughly. Finally, the key
static and dynamic translinear blocks that cytomimetic circuits are comprised of
are presented, thus illustrating the inherent simplicity of the proposed class of
circuits.
• Chapter 3: This chapter introduces the first nonlinear system to be realised by
means of the NBCF, in the present thesis. It mimics the Belousov Zhabotinsky
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(BZ) reaction, which represents an oscillatory chemical reaction discovered in the
early 1950s by Boris Belousov. The proposed electronic circuit is able to accurately
realise the dynamics of the BZ reaction. The NBCF analysis reveals the striking
similarities between the electrical analogous and the mathematical model. The
resulting transient simulation and phase planes are displayed and compared to
analogous results obtained for the chemical model. Additionally, a statistical
analysis that studies the variability during the fabrication process is also included.
The primary goal of this chapter is the familiarisation with the NBCF, which will
lead to its expansion and generalisation in the following chapters where more
complex systems are realised.
• Chapter 4: This chapter presents the analysis, the synthesis and the simulation
results corresponding to the second nonlinear system implemented by means of
cytomimetic circuits and the NBCF. It models kallikrein (KLK) activity, which
e↵ectively controls the skin barrier homeostasis, whose malfunction can eventu-
ally lead to Atopic Dermatitis (AD). The proposed electronic circuit is able to
accurately realise the dynamics of the KLK model. Initially, the NBCF analysis
reveals the striking similarities between the electrical analogous and the mathe-
matical model, through transient simulation and phase planes. Finally, one- and
two-parameter bifurcation analyses attempt to map the complexity of the system.
This chapter aims in exploring the additional capabilities of cytomimetic circuits
by realising a complex six dimensional system, which models a real oscillatory
biochemical reaction. When appropriate model parameter values are assigned, it
can exhibit oscillatory, as well as bistable behaviour.
• Chapter 5: This chapter presents the analysis, the synthesis and the simulation
results corresponding to the emulation of a complex cellular network mechanism,
the skeleton model for the network of Cyclin-dependent Kinases (CdKs) driving
the mammalian cell cycle. This five variable nonlinear biological model can ex-
hibit multiple oscillatory behaviors, varying from simple periodic oscillations and
birhythmicity, to complex oscillations such as quasi-periodicity and chaos. The
model is transformed into a CMOS weak-inversion, log-domain equivalent circuit
via the NBCF. The presented cytomimetic topology follows closely the behavior of
its biological counterpart, exhibiting similar time-dependent solutions of the Cdk
complexes, the transcription factors and the proteins. The resulting transient sim-
ulation and phase planes are displayed and compared to analogous results obtained
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for the biological model. This chapter aims to display the real capabilities of the
NBCF and of cytomimetic circuits. The high dimensionality, in conjunction to
the multitude of behaviours that the model can o↵er, constitute a system of great
significance to the NBCF. As a result, its realisation highlights the fact that cy-
tomimetic circuits have tremendous potential, and the present chapter represents
a mere glimpse into that potential.
• Chapter 6: This chapter presents the layout of the CMOS log-domain cytomi-
metic circuit, mimicking the four phases of the mammalian cell cycle, as described
in Chapter 5. It begins by demonstrating the layout strategy, according to which
the cell cycle circuit makes the transition from conception and simulation into a
fabricated silicon chip. The categorisation of the parameters, the incorporation
of ratiometric current mirrors along with their novel naming convention represent
a few examples that make up the layout strategy. In what follows, the chapter
digs deeper into the low-level design of some basic blocks and the techniques used
to optimise them. These include the Bernoulli Cell, the Multiplier and the key
current mirrors collecting the input currents from the external Keithly current
sources. Finally, the electronic set-up that was constructed for the measurement
of the fabricated chip is presented along with the “proof-of-concept” measured
results, which confirm the capability of NBCF-based cytomimetic circuit to solve
in a continuous-time and a continuous-value manner coupled DEs, with minute
power demands and good accuracy.
• Chapter 7: This chapter introduces and applies practical area-reduction tech-
niques on the analogue, externally-linear, internally-nonlinear (ELIN), CMOS im-
plementation of a cochlear channel. This channel is constructed on the basis of
the biomimetic auditory filter called the One-Zero Gammatone Filter (OZGF) and
it has been synthesised using ultra-low power Class-AB biquadratic filters, which
employ MOSTs that operate in their weak inversion regime. The realisation of
linear capacitors with appropriately configured MOSTs, the order reduction of the
OZGF transfer function and the employment of hyperbolic sine companding filters
can lead to substantial area reductions. Comparative simulation results highlight
the trade-o↵s between performance, linearity, noise and power consumption of
the designs. Reference simulations that account for the theoretical performance
have also been included. This chapter aims in performing area optimisation on
log-domain circuits via the specific example of a cochlear channel, that represents
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a linear circuit. Some of the novel techniques presented have the potential to be
applied on nonlinear cytomimetic circuits. This chapter, therefore, acts as means
of feasibility analysis and of documentation of the potential benefits of those tech-
niques on log-domain circuits.
• Chapter 8: This chapter optimises the performance of widely used static and
dynamic translinear circuits, in an attempt to map and improve the capabilities
and the robustness of the fundamental blocks utilised in cytomimetic circuits. It
therefore aims to provide qualitative and quantitative answers to questions re-
lated to the impact of transistor-level design parameters upon the performance
and accuracy of static and dynamic translinear circuits in subthreshold CMOS. A
methodical, step-by-step, symbolic analysis, exploiting a simplified EKV-based ap-
proximation is performed upon customary static translinear topologies, including
the four MOST multiplier/divider, the squarer circuit and the alternating forma-
tion of a six MOST multiplier/divider. The logarithmic integrator is treated as
a typical dynamic translinear analysis example. The produced EKV-based sym-
bolic analysis results are compared against the ideally expected behaviours and
Spectre R  - BSIM3V3 model - simulations. The satisfying agreement between the
proposed EKV-based model and Spectre simulator allowed us to proceed further
and investigate the conditions under which optimal behaviour is achieved. Op-
timisation techniques, based on MOSTs’ geometrical parameters combinations,
resulted in the articulation of practical design rules.
• Chapter 9: The final Chapter of the thesis, presents the concluding remarks of
this work. Along with assessing the contribution to the field of low-power bio-
inspired electronics, it discusses the potential future research focus. It concludes
with some potential applications of cytomimetic circuits.
Chapter 2
Nonlinear Bernoulli Cell
Formalism And Cytomimetic
Circuits
2.1 Introduction
Bio-inspired and biomedical circuits have advanced significantly over the past decades.
In fact they are currently able to emulate the dynamics present in the internal mecha-
nisms of engineered living cells, i.e. in synthetic biology.
Synthetic Biology is an exciting, rapidly growing field, capable of not only to serve as a
tool for the application of the latest, state-of-the-art advancements of bioinspired elec-
tronics (circuits for biology), but it additionally represents a field that can be utilised for
the transformation of electronics based on its inherent structure (circuits from biology)
[5]. Nevertheless, although it has been around for more than a decade, its exciting traits
go hand-in-hand with fundamental issues such as excessive resource consumption, cross
talk, inaccurate models and parameters or unpredicted interactions of the constituent
modules. Recent advancements have occurred in multiple subcategories of the field and
suggest ingenious methods of progressing the capabilities.
Analog circuit design and control theory can represent rigorously and in a DNA, RNA,
protein and small molecule level, synthetic biology circuits [6]. It is possible thereafter
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not only to draw conclusions and insights on the operation of the biological systems
but also to make quantitative or qualitative predictions on noise, resource consumption
and parameter sensitivity. Along the same lines, recent publications propose the design
of genetic Proportional-Integral-Derivative (PID) feedback controllers, through which
they create small signal equivalents of various bio-molecular networks [7]. This serves
the purpose of replacing logic based designs by more rigorous control theory based
designs. Translational regulation and control in synthetic biology is able to produce
e cient XOR and AND gates which, in turn, build translation-control-based sensors
and computing elements [8].
Additionally, the latest research on noise analysis, optimisation and simulation as well
as on its e↵ect on signal detection promises an unprecedented agreement between the-
oretical predictions and experimental results. More specifically, advancements in the
field range from the control of gene expression noise in E. coli [9], e cient methods that
enable the detection of pulse amplitude modulated molecular signals [10] or electrical
systems that perform exact stochastic simulations of biochemical di↵erential equations
via the Chemical Master Equation [11]. Such advancements facilitate the understanding
and control of intrinsic gene noise, the detection of signals in bacterial environments and
also the fast simulation, in the form of electrical circuits, of systems with ⇡ 30, 000 state
variables, that otherwise could take years to simulate in an ordinary computer. The
aforementioned advancements should be put on the scale against the fact that current
techniques require simulation on a digital environment prior to fabrication in order to
guarantee correct operation. Therefore although analog computation is faster and more
e cient they still require exhaustive statistical simulation to ensure a robust design.
Biomimicry in the field of electronics exploits the fact that the repertoire of opera-
tions realised by Metal-Oxide Semiconductor Transistors (MOSTs) is not limited only
to ON/OFF switching. Analog computation has been a well established discipline since
the 1960s-1970s [12]. Di↵erent companies conceived analog computers taking advantage
of the inherent traits of the MOST, such as their low power operation, current e ciency
and the increased processing capabilities. Analog circuits have the potential to better
exploit the richness of operations of VLSI systems. Nevertheless, these traits need to be
compared to the robustness, scalability and reliability of digital systems, which depend-
ing on the application could outweigh their high power consumption and ine ciency
[13–15].
The seed has been planted by Mead, in the late 80’s, when the class of “neuromorphic
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circuits” was introduced for the first time [16]. Mead’s idea of mimicking biological
activities attracted the interest of many researchers and shaped the viewpoint of a
distinct class of electronic engineers who set out to realise in silicon various biological
functions and operational principles or architectures which are encountered in natural
neural systems. For example, a plethora of silicon neurons exploit the resemblance and
the properties of the dynamics of elegant combinations of MOSTs with linear capacitors
[17].
Recent research e↵orts have focused upon the synthesis and study of chemical dynam-
ics of lower or higher order, a development which constitutes a bold shift of emphasis
from the neural system. The bioinspired work of Mandal and Sarpeshkar [18, 19] in
2009 and of Sarpeshkar [20] in 2010 introduced “Cytomorphic circuits” which were able
to simulate zeroth, first and second-order chemical reactions relying upon the analogy
between chemical equations and subthreshold transistor equations. Recent advance-
ments, involve programmable digital and BiCMOS technology, that models various
bio-molecular networks with the potential to enable the future rapid and large-scale
simulations of both stochastic and deterministic systems [21].
In a similar attempt cytomimetic circuits [22, 23] have been conceived by Papadimitriou
and Drakakis, in a manner which is systematic and enables both the realisation and the
scaling-up of continuous-time, continuous-value and nonlinear, biochemical (molecular,
cellular etc.) dynamics. For example, using a mere 1.26µW these circuits can realise
complex nonlinear, multi-dimensional, biological networks (i.e. mammalian cell cycle),
able to produce a multitude of behaviours, ranging from simple oscillations and birhyth-
micity, to quasi-periodicity and even chaos [17].
2.2 Cytomimetic Circuits
Cytomimetic circuits are analog topologies which map the biochemical dynamics cod-
ified by ODEs (coupled or not) upon the generic Nonlinear Bernoulli Cell Formalism
(NBCF) dynamics [23]. This set of dynamics is a transistor-level formalism which draws
its prowess from basic computational primitives such as:
• the physics-dictated exponential law of subthreshold MOSTs (the devices operate
in accordance to their exponential law; no linearisation schemes are applied),
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• the integration o↵ered by a monolithic linear capacitor,
• the application of Kircho↵’s Current Law (KCL) at integrating capacitor nodes
Combining the exponential behaviour with the capacitor’s dynamics leads to Bernoulli’s
di↵erential equation [24–26], a fact which entitles the formalism. The NBCF dynam-
ics are log-domain dynamics but cannot be classified as Externally-Linear Internally-
Nonlinear (ELIN) dynamics for the simple reason that “external linearity” not only is
not present but, usually, is not even an objective since, in general, the targeted prototype
dynamics will be nonlinear [17].
What is striking to observe is the coincidence between the NBCF-based cytomimetic
circuits and neuromorphic circuits at the level of their respective computational primi-
tives. In [16], Mead articulates insightfully the essence of neuromorphic circuit design:
“So the real trick is to invent a representation that takes advantage of the inherent ca-
pabilities of the medium, such as the abilities to generate exponentials, to do integration
with respect to time and to implement a zero-cost addition using Kircho↵ ’s law. These
are powerful primitives...” Hence, as explained above, though NBCF-based cytomimetic
circuits focus on biochemical dynamics, they share the same computational primitives
with neuromorphic circuits which draw inspiration from the nervous system. Such a
coincidence should be attributed to the fundamental role that Boltzmann statistics and
the associated exponentials play for natural systems [17].
Cytomimetic circuits are intrinsic analog topologies that exploit the striking similarities
observed between ODEs (coupled or not) and the NBCF. The NBCF has been derived
based on the physics of a MOS device, and therefore cytomimetic circuits use the MOST
and the source-connected capacitor as an “analog cell”, an analog computational unit
that is responsible for the solution of ODEs. Cytomimetic circuits emulate the dy-
namics of cellular and/or molecular dynamics (in principle biochemical equations) as
observed experimentally in biological systems. With the above borne in mind, a specific
question might arise naturally: “Why would one need to use a silicon chip, in order
to emulate time-dependent behaviours, when they can be simulated by means of stan-
dard mathematical simulation software or DSP systems, such as FPGAs”? The answer
seems straightforward, once one considers the nature of the aforementioned biochemical
systems. Cellular dynamics are often characterised by strong nonlinearities, stochastic-
ity, cell variability, dynamic uncertainties and pertrubation. Once such characteristics
are incorporated in a large network of cells, the software simulations become extremely
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demanding in computational power [18]. Adopting the analog paradigm for real-time
ODE solutions becomes even more beneficial once one considers the number of LUTs
required for the solution of ODEs using an FPGA, the total area that this DSP occupies
and its total power consumption [27–29]. Of course such arguments should be put on
the scale with the limited precision o↵ered by ultra-low power analog circuits [17].
2.3 Theoretical and Mathematical Background
For the appropriate migration from the biological to the electrical field, we make use
of the mathematical framework termed Nonlinear Bernoulli Cell Formalism. Addition-
ally, we demonstrate the necessary subthreshold MOST circuit blocks that will help us
accomplish this task.
2.3.1 The Nonlinear Bernoulli Cell Framework
The Bernoulli Cell Formalism (BCF) was introduced for the first time to the interna-
tional literature in 1997 by Drakakis [24] and considers the dynamics of a generic circuit
topology comprised of an exponential transconductor and a source-connected linear ca-
pacitor, whose other plate is held at a constant voltage level. Recent research [30],
reveals the existence of the BC operator for other possible connection combinations of
an exponential transconductor and a linear capacitor. The common feature of such fun-
damental monolithic components is that the dynamics of the current of BC operators
are governed by the Bernoulli di↵erential equation [25, 26]. Originally, the application
field of the BCF considered primarily Externally-Linear, Internally-Nonlinear (ELIN)
circuit topologies [2, 24–26, 31]. Recent research by Papadimitriou [22, 23] has intro-
duced the Nonlinear Bernoulli Cell Formalism (NBCF), a mathematical successor of
the BCF, which can be viewed as a synthesis tool of cytomimetic circuits, which may
exhibit both internal and external non-linearities [17].
By exploiting the systematic nature of the formalism, a coupled interconnection of the
BC operators is feasible, instead of the archetypal “backbone” or cascade formation
[17, 23, 25, 26]. This leads to the realisation of topologies of coupled BC operators
whose dynamics are interweaved in accordance to the targeted dynamics. Starting
from the fact that each di↵erential equation of the “Log Domain State Space” (LDSS),
originally shown in [26], can exist independently, a sub-category of the LDSS can hold
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for j in number BC blocks (see Figure 2.1), each codified by equation (2.1) (for detailed
treatment refer to [22] and [23]):
I˙OUTj (t) +
1
⌧j
[uj(t)  vj(t)]
IQj
IOUTj (t) =
IINj (t)
⌧j
, (2.1)
where
⌧j =
nCjVT
IQj
.
The quantity IOUTj (t) denotes the output current of the j
th BC, IQj is the level shifting
jOUT
I (t)
jO
I
jIN
I (t)
jC
jQ
I
jv (t)
ju (t)
jQ
I
jO
I
DDV
jIN
I
jOUT
I
jQ
I
jv
ju
BC-Block-
Symbol
Bernoulli-
Cell
Figure 2.1: The Bernoulli Cell block schematic and symbol: A p-type MOST based translin-
ear element “hosting” the Bernoulli Cell that performs the main part of the computation for
cytomimetic circuits [2].
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current of the jth dynamical translinear (TL) circuit while ⌧j (which has dimensions of
seconds) can be viewed as a time-scaling parameter. The quantity ⌧j is a product of
the subthreshold slope factor, the capacitance of the jth BC and the thermal voltage
(VT ⇡ 25.6mV ), divided by the value of the biasing current IQj . The uj(t) and vj(t)
currents are time varying inputs/outputs of the jth BC. IINj (t) is a logarithmically
compressed time-varying current of the jth dynamic TL topology. In accordance to the
targeted linear or nonlinear equations, there can be numerous sets of uj(t), vj(t) and
IINj (t) current combinations that can give rise to a cytomimetic electrical topology,
which subsequently will be able to emulate those dynamics [17]. All such topologies will
have in common the Bernoulli di↵erential equation that describes each BC operator and
consequently equation (2.1).
Equation (2.1) implies that the state variable of the electrical topology is the output
current IOUT . A practical way forward is to map this current, either in a “one-to-one”
or in a scaled manner onto a state variable of the biological system so that the analogy
concentration(µM)$ ↵ ·current(nA) holds. Consequently, the number of BCs needed
equals the dimension of the system of ODEs.
The mapping for u(t), v(t) and IIN follows a similar trend. They di↵er, however, in
the sense that depending on the targeted ODEs they can correspond to functions of the
state variables of the system and/or its parameters. Their precise form is obtained by
means of a direct comparison between the system of biological ODEs and the NBCF.
To facilitate such a comparison, the system of ODEs needs to be re-written in the form
of (2.1).
2.3.2 Basic Circuit Blocks
The BC Block is the computational unit of the NBCF. Its operation is driven by the
u(t), v(t) and IIN (t) currents, the form of which, essentially dictates which system is
realised. The next step is to show how they can be implemented by means of electrical
circuits. Essentially, the required circuits need to be able to perform the elementary
operations of addition, subtraction, multiplication and division [17].
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2.3.2.1 Addition - Subtraction
Cytomimetic circuits are, in principle, current-input, current-output topologies. Hence-
forth, the operations of addition and subtraction involve currents, in accordance to
Kircho↵’s Current Law (KCL). The direction of the currents, can be directed easily by
utilising current mirrors.
2.3.2.2 Multiplication - Division
The circuit topology responsible for the operations of multiplication and division be-
tween currents is the static translinear circuit termed the Multiplication Block, shown
in Figure 2.2. It holds:
IMult =
I1I2
I3
1 2
Mult
3
I II =
I
DDV
2I 3I
1 2
3
I I
I
1I
Multiplication
Block
I1 I2 I3
Figure 2.2: The Multiplication block schematic: A p-type static translinear element performing
multiplication and division for the cytomimetic circuits [2].
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where I1, I2 and I3 are unidirectional currents. When a product or a ratio needs to be
implemented (two instead of three currents), then an auxiliary current Io = 1nA may be
used for biasing the appropriate MOST. This ensures both the dimensional consistency
and the functionality of the Multiplication Block. Note that this block may include
cascoding to mitigate output current errors.
2.3.3 NBCF Limitations
The NBCF can realise systems of nonlinear ODEs that correspond to dynamical models
of biological/molecular systems, however, it entails limitations. These limitations are
concerned with the required synergy of the multidisciplinary fields utilised and their
essential alignment towards the accurate operation of cytomimetic circuits.
2.3.3.1 Electrical-Design Limitations
Initially, the first and most important-relevant group of limitations is concerned with
the electrical limitations of transistors and with the low-level design considerations. Cy-
tomimetic circuits are able to realise coupled systems of nonlinear ODEs in an accurate,
but not in a perfectly precise manner. In essence, the electrical system can realise the
dynamics of the biological model according to the applied mapping, however it entails
small deviations. This can be attributed to the nonlinearities and the paracitics present
in the MOSTs, which are absent from the ideal system in MATLAB c . This quality,
which will be apparent in later chapters, can either be an advantage or a limitation ac-
cording to the realised system. Usually, convergence to ideality is not only not possible
but not even an objective, however it is mentioned here for the sake of completeness.
Furthermore, the presented transistor-level BC block, along with the multiplication
blocks and the current mirrors can only realise unidirectional currents. This leads to
cytomimetic circuits that are able to realise strictly non-negative systems. This can be
overcome in the future by using di↵erent techniques, such as the state variable being the
di↵erence between two currents, or by elevating the DC baseline from zero to a certain
positive value.
Another limitation is concerned with the fact that the MOST, when biased in its sub-
threshold region of operation, can retain the exponential characteristic for roughly four
2.3. Theoretical and Mathematical Background 15
orders of magnitude. The resulting combination of all the state variables and param-
eters should, hence, give rise to currents that are bounded in the range of a few pA
to hundreds of nAs. To this end, BiCMOS technologies, which are associated with the
utilisation of the BJT, can be adopted to overcome this shortcoming.
Finally, it can be argued throughout this section that many popular and established
techniques can be utilised to overcome the aforementioned limitations. Whenever
utilised, however, it is vital to make sure that the systematicity of the NBCF is re-
tained.
2.3.3.2 Automation Limitations
In principle, the NBCF is a systematic methodology that can e ciently realise biologi-
cal models. In practice, however, every system during its electrical realisation, needs to
be separately optimised and tuned through exhaustive simulation. Numerous consid-
erations concerning electrical properties need to be taken to ensure reliable operation.
Numerical software is essential. For this reason, a generic framework that can guide the
designer through the synthesis procedure, is not possible to be yet provided. Addition-
ally, if one wishes to construct a modular hardware platform that will be reconfigurable
and programmable, and will in essence be able to realise a broad class of systems upon
command, it is essential to incorporate digital techniques and an aspect ratio optimisa-
tion algorithm. Chapter 8 tackles the latter issue.
2.3.3.3 Modelling Limitations
This class of limitations is integral to the biological systems that the NBCF utilises.
Even the perfect electrical implementation is meaningless if the underlying biological
model does not accurately mimic the real biological function. An added complexity
surfaces especially when one considers stochasticity, a property present in any and all
aspects of biological, molecular and biochemical systems. It is not only challenging to
incorporate stochasticity in the biological models but also in their subsequent electrical
implementation.
2.3. Theoretical and Mathematical Background 16
2.3.3.4 Nonlinearity Limitations
Due to its mathematical nature, the NBCF can only realise systems with polynomial
nonlinearilty, while concurrently retaining its systematic nature. This means that the
input and output currents (u(t), v(t) and IIN (t)) can only include products or ratios
of the state variables and the parameters. This includes systems that are modelled by
Michaelis-Menten dynamics. In order to broaden the classes of realisable systems, one
needs to incorporate more distinct blocks, thus inevitably complicating the synthesis
procedure and increasing the complexity.
Furthermore, cytomimetic circuits su↵er from various second order electrical phenomena
such as phase delays, high order paracitics and output current errors, owing to the
presence of involved feedback loops. Due to the nonlinear nature of the dynamics
and the associated absence of metrics that measure performance (in contrast to linear
systems), it is often impossible to locate the causes of these second order behaviours.
This renders the e↵ort to devise a systematic (and not empirical) method to tackle these
second order e↵ects, daunting.
Chapter 3
The Belousov Zhabotinsky
Reaction: A Chemical Oscillator
3.1 Introduction
This chapter introduces the first nonlinear system to be realised by means of the NBCF,
in the present thesis. The resulting subthreshold, cytomimetic circuit operates at 3V
and consumes 0.238µW of power. It mimics the Belousov Zhabotinsky (BZ) reaction,
which represents an oscillatory chemical reaction discovered in the early 1950s by Boris
Belousov. The proposed electronic circuit is able to accurately realise the dynamics of
the BZ reaction. The NBCF analysis reveals the striking similarities between the elec-
trical analogous and the mathematical model. In what follows the electrical analogous
model is simulated using the Cadence Design Framework (CDF) and the process pa-
rameters of the commercially available AMS 0.35µm CMOS technology and by means
of Spectre R  and the BSIM3V3 model that it utilises. The resulting transient simu-
lation and phase planes are displayed and compared to analogous results obtained in
MATLAB c  for the chemical model. Additionally, a statistical analysis that studies the
variability observed during the fabrication process is also included.
This chapter aims to introduce the reader to the capabilities of cytomimetic circuits
by realising a simple two dimensional system, which however models a real oscilla-
tory chemical reaction. The resulting CMOS circuit is composed of MOSTs and linear
capacitors and has been constructed via the systematic methodology of the NBCF. Fa-
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miliarisation with this methodology will lead to its expansion and generalisation in the
following chapters where more complex systems are realised.
3.2 Model Background
The BZ reaction was discovered accidentally by Boris Pavlovich Belousov in 1951, while
trying to reproduce an inorganic caricature of the Krebs Cycle (or the citric acid cycle),
a metabolic cyclic reaction in living cells [32]. His mixture of citric acid and inorganic
bromate in a solution of sulfuric acid started to oscillate in time by turning from yellow
to colourless every minute for about an hour [33] [1]. This spatio-temporal pattern was
also observed and fine-tuned later by Zhabotinsky [34].
BZ reactions are a class of reactions that serve as a classical example of non-equilibrium
thermodynamics, resulting in the establishment of nonlinear chemical oscillators [35].
The BZ reaction encompasses more than twenty reaction steps. Many of these steps
unfold rapidly and reach their equilibrium. Based on mass action kinetics we are able
to eliminate most of these steps and reduce the dimensionality of the system to just
three dimensions [36]. In a similar manner, Lengyel et al. [37] proposed a model for
the chlorine dioxide (ClO2), iodine (I2), malonic acid (MA) reaction, which can be
summarised by the following reactions and empirical rate laws [1]:
MA+ I2 ! IMA+ I  +H+; d[I2]
dt
=  k1a[MA][I2]
k1b + [I2]
ClO2 + I
  ! ClO2  + 1
2
I2;
d[ClO2]
dt
=  k2[ClO2][I ]
ClO2
  + 4I  + 4H+ ! Cl  + 2I2 + 2H2O;
d[ClO2
 ]
dt
=  k3a[ClO2 ][I ][H+]  k3b[ClO2 ][I2] [I
 ]
u+ [I ]2
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This model can be further simplified by the fact that three of the reactants (MA, I2
and ClO2) vary much more slowly than the intermediates I  and ClO2  by several
orders of magnitude. Hence they can be approximated as constants and the model can
be reduced to two dimensions [1].
x˙ = a  x  4xy
1 + x2
(3.1)
y˙ = bx
✓
1  y
1 + x2
◆
(3.2)
where x and y are the concentrations of I  and ClO2 . The parameters a, b > 0 depend
on the empirical rate constants and on the concentrations assumed for the slow reactants
[1].
3.3 Mathematical Analysis
The system of equations (3.1) and (3.2) undergoes a supercritical Hopf bifurcation and
the proof is provided in what follows [1].
Initially, we solve for the nullclines and construct a trapping region, as demonstrated in
[1]. The nullclines of the system are the solutions to x˙ = 0 and y˙ = 0:
x˙ = 0 =) y = (a  x)(1 + x
2)
4x
y˙ = 0 =) y = 1 + x2
The fixed point lies in the intersection of the nullclines, which resides inside the trapping
region:
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✓
x⇤
y⇤
◆
=
✓
a/5
1 + (a/5)2
◆
In order to prove the existence of a Hopf bifurcation, the Poincare´-Bendixson theorem
needs to be applied. Apart from the existence of a trapping region the theorem requires
the existence of a “repeller” inside the trapping region. To prove this we need to
compute the determinant and the trace of the system. The first step in order to achieve
this is to compute the Jacobian evaluated at (x⇤, y⇤).
J(x⇤, y⇤) =
0B@
@(a x  4xy
1+x2
)
@x
@(a x  4xy
1+x2
)
@y
@(bx
⇣
1  y
1+x2
⌘
)
@x
@(bx
⇣
1  y
1+x2
⌘
)
@y
1CA
x=x⇤,y=y⇤
J(x⇤, y⇤) = 11+(x⇤)2
0@3(x⇤)2   5  4x⇤
2b(x⇤)2  bx⇤
1A
Subsequently, the determinant becomes:
  =
5bx⇤
1 + (x⇤)2
The determinant is positive   > 0, since b > 0 and x⇤ > 0 (since it represents concen-
tration) so the fixed point can be classified as a “repeller” only if the trace ⌧ is positive.
The trace in turn becomes:
⌧ =
3(x⇤)2   5  bx⇤
1 + (x⇤)2
Hence, the condition for the fixed point to be a “repeller”, which will lead to the
existence of a Hopf bifurcation and a limit cycle is b < 3(x⇤)   5/(x⇤) = 3a/5   25/a.
The critical bifurcation point is the point where the Hopf bifurcation takes place and is
denoted by equation (3.3) [1]. Figure 3.1 highlights the existence of a boundary in the
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parameter space which divides the two distinct behaviours of the system. In essence,
this line denotes all the bifurcation points for all values of the parameter a.
bHopf = 3a/5  25/a (3.3)
0 5 10 15 20 25 30 35 40
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Figure 3.1: The boundary dividing the parameter space into the two distinct regions of oper-
ation of the system: a stable fixed point and a limit cycle (reproduced from [1]).
It will become clear in later sections that the fact that the particular system is comprised
of only two dimensions greatly facilitates phase plane analysis, which aids in pictorially
plotting and understanding the e↵ects of parameters a and b on the behaviour of the
system.
3.4 Electrical Implementation
In this section we present the proposed electrical realisation of the BZ reaction. Ini-
tially, the NBCF is applied, as explained in Chapter 2, in order to obtain the electrical
equivalent equations. These equations, in turn, are utilised for the construction of the
electrical equivalent circuit, which will mimic the function of the BZ reaction.
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3.4.1 Electrical Equivalent Equations For The BZ Reaction
For the sake of clarity and for the purposes of this section, the general form of the NBCF
is provided once more below:
I˙OUTj (t) +
1
⌧j
[uj(t)  vj(t)]
IQj
IOUTj (t) =
IINj (t)
⌧j
, (3.4)
where
⌧j =
nCjVT
IQj
.
The quantity IOUTj (t) denotes the output current of the j
th BC, IQj is the level shifting
current of the jth dynamical translinear (TL) circuit while ⌧j (which has dimensions
of seconds) can be viewed as a time-scaling parameter. The uj(t) and vj(t) currents
are time varying inputs/outputs of the jth BC. Finally, IINj (t) is a logarithmically
compressed time-varying current of the jth dynamic TL topology.
Based on the analysis provided in Chapter 2, the electrical equivalent model for the BZ
reaction, according to the NBCF, consists of 2 ODEs (see Equation (3.4) for j = {1, 2}),
since there are two nonlinear chemical equations. Hence, the equivalent equations be-
come:
I˙OUT1(t) +
1
⌧1
[u1(t)  v1(t)]
IQ1
IOUT1(t) =
IIN1(t)
⌧1
, (3.5)
I˙OUT2(t) +
1
⌧2
[u2(t)  v2(t)]
IQ2
IOUT2(t) =
IIN2(t)
⌧2
(3.6)
The input and output uj(t), vj(t) and IINj (t) currents are determined through direct
comparison between the chemical (3.1)-(3.2) and the electrical equivalent equations
(3.5)-(3.6).They are explicitly codified by equations (3.7) - (3.10).
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u1 = I1 +
I2Iout2
I1 +
I2out1
IO
(3.7)
IIN1 = Ia (3.8)
u2 =
IbIout1
I1 +
I2out1
IO
(3.9)
IIN2 =
IbIout1
IO
(3.10)
As explained in Chapter 2, all the state variables of the biological system are mapped
to state variables of the electrical system in a one-to-one manner. More specifically,
IOUT1 ! x and IOUT2 ! y. The same holds for the parameters of the system. More
specifically, Ia ! a and Ib ! b. Also, according to equations (3.1)-(3.2), it holds that
I1 = IO = 1nA and I2 = 4nA. Moreover, in order for the electrical analogous system
to function reliably and accurately, the parameter ⌧ needs to have the same value for
both ODEs, such that ⌧ = ⌧1 = ⌧2. The simplest way to achieve that, is to ensure that
C1 = C2 = C and IQ1 = IQ2 = IQ, an approach that has indeed been followed.
3.4.2 Electrical Equivalent Circuit For The BZ Reaction
With the mathematical section of the synthesis completed, what remains is the elec-
trical realisation, by means of the electrical topologies presented in Chapter 2, namely
the BC block, the multiplication block, the squarring block (a squarring block can
be implemented by two multiplication blocks in series) and the various current mirror
blocks.
Consider, as an example, equation (3.6) that describes the state variable y. This ODE
is electrically implemented by the block BC2 (see Figure 3.2). It entails inputs u2
and IIN2 , which are detailed in Equations (3.9) and (3.10), respectively. The input
u2 consists of the multiplication between Ib (implemented by a current source) and
IOUT1 (the output current of BC1), divided by the sum of I1 and I
2
OUT1
/IO. Input u2
can, thus, be realised by one multiplication block where Imult1 = Ib, Imult2 = IOUT1
and Imult3 = I1 + I
2
OUT1
/IO. The latter term is created by summing the outputs of
the current source I1 and a squarer block whose input is IOUT1 . Similarly, input IIN2
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Figure 3.2: The BZ reaction circuit block diagram: It is composed of Bernoulli Cells (see
Figure 2.1), multiplication blocks (see Figure 2.2) and current mirrors.
is implemented, using one multiplication block, where Imult1 = Ib, Imult2 = IOUT1 and
Imult3 = IO. The current IO is a scaling current and ensures the dimensional consistency
of the equations. The other ODE of the BZ reaction circuit has been realised in an
analogous manner.
By employing the symbolic representation introduced in Chapter 2, the block diagram
for the weak inversion, log-domain electrical realisation of the BZ reaction has been
constructed. It consists of 2 BC blocks, 3 multiplication blocks, one squaring block and
numerous NMOS and PMOS current mirrors. Figure 3.2 illustrates the totality of the
BZ reaction cytomimetic circuit.
Furthermore, as a low-level consideration, it is important to note that PMOS transistors
have been selected due to the fact that they can produce a better logarithmic conformity.
This is essential, since cytomimetic circuits are essentially weak inversion circuits, that
take advantage of the transistor’s intrinsic exponentials. Another advantage is that each
PMOS transistor is formed inside its own well, a fact that also allows us to set VBS = 0,
thus eliminating some unwanted parasitic capacitances. Finally, PMOS transistors can
provide lower noise levels and lower speed.
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3.5 Simulation Results
This section illustrates the simulation-based results of the biological and the electrical
systems that describe the function of the cell cycle. The biological system of ODEs
has been validated by means of MATLAB c  simulations. The electrical topology has
been implemented and simulated in the Cadence Design Framework using the process
parameters of the commercially available AMS 0.35µm CMOS technology. The purpose
of the simulations provided in this section aim to show that the proposed electronic
circuit can mimic analogously the chemical nonlinear dynamics. The results of both
frameworks (MATLAB c  and Cadence) are shown in a manner that highlights the role
of specific parameters that control the type of behaviour of the chemical dynamics.
The aspect ratios, the static power consumption, the capacitances and the biasing cur-
rents are listed in Table 3.1. These parameters are not unique and therefore similar
results can be generated using di↵erent, scaled values of the aforementioned Table.
Table 3.1: Electrical Parameter Values for the BZ reaction Circuit
Specifications Numerical Value
Power Supply (V ) 3
IQ1 (nA) 1
IQ2 (nA) 1
Io1-Io2 (nA) 1
IO (nA) 1
I1 (nA) 1
I2 (nA) 4
C1-C2 (pF ) 50
(W/L)n ratio (µm/µm) 40/2
(W/L)p ratio (µm/µm) 40/2
Static Power Consumption (µW ) 0.238
Area (µm2) (excluding capacitors) 5.04 ·103
Number of Devices 63
As mentioned in previous sections, the BZ reaction is strongly dependent on two pa-
rameters, namely a and b. According to the relation describing these parameters, (3.3),
the system can alternate between two regions of operation, a stable fixed point and a
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stable limit cycle. As a proof of concept, for the following simulations, the value of
a = 10 is selected and parameter b is su ciently varied in order to demonstrate the
interplay between the regions of operation, as well as the agreement between the two
systems (chemical and electrical).
3.5.1 Transient Analysis Results
Setting the parameter a = 10 and according to equation (3.3), the critical bifurcation
point is at bHopf = 3.5. The comparative transient results span all the regions before,
in the vicinity of and after the bifurcation point. In this manner the results shown will
make the transition from a stable limit cycle (b = 1, 2), through the bifurcation point
(b = 3.5), to the stable fixed point (b = 5).
Figure 3.3 displays the transient results for the chemical system as simulated in MATLAB c ,
whereas Figure 3.4 the transient results from Cadence. Notice the good qualitative
agreement between the two systems. In a quantitative note, the amplitudes between
the two systems do not di↵er by more than 7   9%, which corresponds to currents of
⇡ 900pA, which can be attributed to the circuit’s non-idealities. It should be noted,
that the electrical system represents a time-scaled version of the chemical system, due
to the parameter ⌧ . The frequency of the electrical system can be tuned through ⌧ to
match the frequency of the chemical system. In the present graphs the frequencies do
not match on purpose, in order to demonstrate this capability.
Observe that as the parameter b increases, thus approaching the bifurcation point, the
frequency of oscillation increases and the amplitude of oscillation decreases, as shown
in Figures 3.3a, 3.3b, 3.4a and 3.4b. When the bifurcation point is reached, see Figures
3.3c and 3.4c, the oscillation decays in a very slow manner to the fixed point1. The
system takes a long time to converge since the bifurcation point is borderline between
the stable limit cycle and the stable fixed point. Finally, for values larger than the
bifurcation point, the system converges to the fixed point, as shown in Figures 3.3d and
3.4d. The speed of the convergence is analogous to the value of bHopf .
1Not possible to show the convergence to the fixed point in the transient results due to the large
amount of time it takes for the system to converge. It is shown in the phase plane results.
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3.5.2 Phase Plane Analysis Results
Similarly to the transient results, comparative phase plane results span all the regions,
prior, in the vicinity of and after the bifurcation point. Figure 3.5 displays the phase
plane results for the chemical system as simulated in MATLAB c , whereas Figure 3.6
the transient results from Cadence. Notice, in what follows, the good qualitative and
quantitative agreement between the two systems.
Via the phase plane analysis, the time-dependence of the system is eliminated, as the
phase portrait of a system represents its footprint, in a time-independent manner [1].
Observe, in the cases of Figures 3.5a, 3.5b, 3.6a and 3.6b, where b = 1, 2, the convergence
on the limit cycle. Furthermore, for b = 3.5, in Figures 3.5c and 3.6c, where the system
lies on the bifurcation point, the solution converges very slowly on the fixed point, as
mentioned previously. Finally, in Figures 3.5d and 3.6d, the system converges fast to
the fixed point, thus verifying the proposed analysis.
Even though the present cytomimetic topology entails 63 transistors, where each has its
own contribution of noise and non-idealities to the design, the resulting electrical perfor-
mance accurately mimics the chemical dynamics as these are obtained through numerical
simulation. These negligible di↵erences strengthen the robustness that characterises the
present nonlinear dynamical system, the NBCF and the proposed cytomimetic topology.
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3.5.3 Fabrication Variability Results
The robustness of the circuit is tested through Monte Carlo simulations. These sim-
ulations display the statistical variability of the circuit stemming from process and
mismatch irregularities during the fabrication process. The testing is performed for 500
iterations of the proposed cytomimetic circuit, and the parameters being investigated
are the frequencies of IOUT1 and IOUT2 . The resulting distributions for both frequencies
are presented in Figure 3.7. More specifically, Figure 3.7a represents the histogram for
the frequency of IOUT1 and Figure 3.7b represents the histogram for the frequency of
IOUT2 .
The strong robustness of the cytomimetic topology is verified, since the success rate is
100%. In this case, success is defined as the frequency of oscillation which is within
the bounds of [105Hz, 205Hz], that is ±50Hz from the mean frequency. The mean
frequency is calculated at ⇡ 157Hz and standard deviation is ⇡ 17.8Hz.
3.6 Conclusion
In this chapter the nonlinear dynamical behaviour of the BZ reaction has been described,
analysed and implemented as a VLSI CMOS cytomimetic circuit. The proposed circuit
can be controlled through its parameters in complete accordance to the function of the
biological model. It is hence able to successfully reproduce all the behaviours that are
present in the di↵erent regions of operation of its biological counterpart. In fact it can
do so with a success rate of 100%. Such successful results create a great starting point
for a potential future fabrication.
Additionally, these results encourage us to progress to more complex nonlinear dynam-
ical systems, not only in the sense of higher dimensions, but also in the sense of the
multitude of behaviours that they can realise. Furthermore, it is important to note that
the operational speed of the proposed cytomimetic circuit, and in general circuits of this
form, is significantly greater than any commercial software used for these purposes [20].
Finally, the small size of the proposed circuit (5.04 · 103µm2) constitutes another useful
trait, in terms of fabrication cost. The above facts inevitably enforce the motivation to
shed further light and explore in greater depth the capabilities of the NBCF and of the
cytomimetic circuits.
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Figure 3.7: Monte Carlo simulations displaying the statistical variability stemming from pro-
cess and mismatch uncertainty during the fabrication process. The simulation involved 500
iterations of the cytomimetic topology. The success rate is 100% with a mean frequency of
⇡ 157Hz.
Chapter 4
Atopic Dermatitis And The
Kallikrein Model: A Bistable and
Oscillatory Circuit
4.1 Introduction
This chapter presents the analysis, the synthesis and the simulation results correspond-
ing to the second nonlinear system implemented by means of cytomimetic circuits and
the NBCF. The resulting subthreshold, cytomimetic circuit operates at 3V and con-
sumes 7.686µW of power. It models the kallikrein (KLK) activity, which e↵ectively
controls the skin barrier homeostasis, whose malfunction can eventually lead to Atopic
Dermatitis (AD). The proposed electronic circuit is able to accurately realise the dy-
namics of the KLK model. Initially, the NBCF analysis reveals the striking similarities
between the electrical analogous and the mathematical model. In what follows the elec-
trical analogous model is simulated using the Cadence Design Framework (CDF) and
the process parameters of the commercially available AMS 0.35µm CMOS technology
and by means of Spectre R  and the BSIM3V3 model that it utilises. The resulting
transient simulation and phase planes are displayed and compared to analogous results
obtained in MATLAB c  for the chemical model.
This chapter aims in exploring the additional capabilities of cytomimetic circuits by
realising a complex six dimensional system, which models a real oscillatory biochemical
34
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reaction. When appropriate model parameter values are assigned, it can exhibit oscilla-
tory, as well as bistable behaviour. The resulting CMOS circuit is composed of MOSTs
and linear capacitors and has been constructed via the systematic methodology of the
NBCF.
4.2 Biological Model for the Kallikrein Activity in Atopic
Dermatitis
The motivation behind the use of the KLK model for cytomimetic circuits is dou-
ble. Firstly, as mentioned in the introduction, this model is characterised by certain
attributes important for cytomimetic circuits, such as high dimensionality and complex-
ity with respect to the behaviours that it is able to realise. More importantly, however,
it is very closely associated to the disruption of skin barrier homeostasis and ultimatelly
to AD [3].
Today AD is understood as a chronic skin disease, mostly present in children. Most
common symptoms include itchy, red, scaly and inflammated skin, which is prone to
infection [38]. As a disease, it is spreading particularly in industrialised countries,
which results in an increasingly prevalent socioeconomic impact [39]. The fact that a
defective skin barrier plays an important role in AD has been established in the literature
[38, 40, 41], and is the main motivation behind the model that will be studied in this
chapter.
Figure 4.1 demonstrates the KLK activity in the granular and the cornified layers of
the skin. Skin barrier homeostasis is defined as the balanced di↵erentiation of granular
layer cells to anucleated corneocytes and the subsequent elimination of corneocytes at
the skin surface (skin desquamation) [3]. Responsible for the skin desquamation are the
serine proteases, KLKs, which bind on the corneodesmosomes and break them down.
Any potential fault in the spatio-temporal regulation of the KLKs that leads to their
excessive activity can result into two distinct types of complications that are disadvan-
tageous for the skin. Firstly, the large amount of active KLKs, which are activated
by other active KLKs, break down the corneodesmosomes prematurely [42]. Secondly,
they excessively trigger protease-activated receptors type 2 [PAR2], which are directly
related to granular level cells di↵erentiation and skin inflammation (which up to a cer-
tain level is desirable and considered healthy) [43–45]. It is hence evident that the skin
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Figure 4.1: Pictorial representation of the kallikrein activity in the granular and the cornified
layers of the skin (reproduced from [3]).
integrity is greatly damaged by the over-expression of KLKs. Furthermore, it is very
common among AD patients to have low concentration of the active KLK inhibitor
[LEKTI], which binds to the KLKs and creates the [LEKTI  KLK5⇤] complex, but
also high pH values, that also increase the KLK activity [46, 47].
Following the aforementioned observations, an ordinary di↵erential equation model has
been developed that takes into account the four very important factors that contribute
to KLK activation [3]:
1. KLK self activation
2. KLK inhibition (by means of [LEKTI])
3. [PAR2] activation (by means of [KLK])
4. Feedback regulation of [LEKTI] and [KLK] via activated [PAR2]
The aforementioned model describing the KLK activity is presented by the kinetic equa-
tions (4.1)-(4.6). The model is six-dimensional and deterministic. The state variables
include the [LEKTI  KLK5⇤] complex, [LEKTI], active and inactive [KLK5] and
active and inactive [PAR2]. This model focuses on [KLK5] since it is the primary KLK
associated with skin desquamation [48].
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˙[LEKTI  KLK5⇤] =ka[KLK5⇤][LEKTI]  kd[LEKTI  KLK5⇤] 
 LK [LEKTI  KLK5⇤] (4.1)
˙[LEKTI] =  ka[KLK5⇤][LEKTI] + kd[LEKTI  KLK5⇤] 
 L[LEKTI] + tLFL (4.2)
˙[KLK5⇤] =  ka[KLK5⇤][LEKTI] + kd[LEKTI  KLK5⇤] 
k
[KLK5⇤][KLK5]
[KLK5⇤] + CK
   K⇤ [KLK5⇤] (4.3)
˙[KLK5] =  k [KLK5
⇤][KLK5]
[KLK5⇤] + CK
   K [KLK5] + FK (4.4)
˙[PAR2] =  kP [KLK5
⇤][PAR2]
[KLK5⇤] + CP
   P [PAR2] +mP (4.5)
˙[PAR2⇤] =kP
[KLK5⇤][PAR2]
[KLK5⇤] + CP
   P ⇤ [PAR2⇤] (4.6)
FK =mK + fKSS + fK [PAR2
⇤]
FL =mL + fLSS + fL[PAR2
⇤]
where [KLK5] and [PAR2] are described by Michaelis-Menten kinetics and FK and FL
correspond to their production processes respectively.
This model is particularly interesting to cytomimetic circuits due to the type of be-
haviours that it can realise. Due to the unusual bifurcations that it expresses, it can
switch from having a global stable fixed point, to bistability and to sef-sustained oscil-
lations1.
4.3 Electrical Implementation
In this section we present the proposed electrical realisation of the KLK model. Follow-
ing the introduction of the biochemical model, we will now migrate from the biological
to the electrical field. In the paragraphs to follow, the synthesis procedure by which
the electrical equivalent equations and circuits are constructed is presented. Initially,
the NBCF is applied, as explained in Chapter 2, and the appropriate input and out-
put currents are selected, in order to obtain the electrical equivalent equations. These
1This model can even oscillate without going through a Hopf bifurcation.
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equations, in turn, are utilised for the construction of the electrical equivalent circuit,
which mimics the function of this KLK model.
4.3.1 Electrical Equivalent Equations For The KLK Model
For the sake of clarity and for the purposes of this section, the NBCF is provided once
more below:
I˙OUTj (t) +
1
⌧j
[uj(t)  vj(t)]
IQj
IOUTj (t) =
IINj (t)
⌧j
, (4.7)
where
⌧j =
nCjVT
IQj
.
The quantity IOUTj (t) denotes the output current of the j
th BC, IQj is the level shifting
current of the jth dynamical translinear (TL) circuit while ⌧j (which has dimensions of
seconds) can be viewed as a time-scaling parameter. The quantity ⌧j is a product of
the subthreshold slope factor, the capacitance of the jth BC and the thermal voltage
(VT ⇡ 25.6mV ) divided by the value of the biasing current IQj . The uj(t) and vj(t)
currents are time varying inputs/outputs of the jth BC. IINj (t) is a logarithmically
compressed time-varying current of the jth dynamic TL topology. In accordance to the
targeted linear or nonlinear equations, there can be numerous sets of uj(t), vj(t) and
IINj (t) current combinations that can give rise to a cytomimetic electrical topology,
which subsequently will be able to emulate those dynamics. All such topologies will
have in common the Bernoulli di↵erential equation that describes each BC operator
and consequently equation (4.7).
Equation (4.7) implies that the state variable of the electrical topology is the output
current IOUT . As Chapter 2 suggests, a practical way forward is to map this current,
either in a “one-to-one” or in a scaled manner onto a state variable of the biological
system. Consequently, the number of BCs needed equals the dimension of the system
of ODEs. In the case of the KLK model six BCs are required.
The mapping for u(t), v(t) and IIN follows a similar trend. They di↵er, however, in the
sense that depending on the targeted ODEs, they can correspond to functions of the
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state variables of the system and/or its parameters. Their precise form is obtained by
means of a direct comparison between the system of biological ODEs and the NBCF.
To facilitate such a comparison, the system of ODEs needs to be re-written in the
form of (4.7). In the case of the cell cycle model, equations (4.8) - (4.13) display this
re-expression.
˙[LEKTI  KLK5⇤] +
u1z }| {
(kd +  LK)[LEKTI  KLK5⇤] =
IIN1z }| {
ka[KLK5
⇤][LEKTI] (4.8)
˙[LEKTI] +
u2z }| {
(ka[KLK5
⇤] +  L)[LEKTI] =
IIN2z }| {
kd[LEKTI  KLK5⇤] + tLFL (4.9)
˙[KLK5⇤] +
u3z }| {
(ka[LEKTI] +  K⇤ + k
[KLK5]
[KLK5⇤] + CK
)[KLK5⇤] =
IIN3z }| {
kd[LEKTI  KLK5⇤] (4.10)
˙[KLK5] +
u4z }| {
(k
[KLK5⇤]
[KLK5⇤] + CK
+  K)[KLK5] =
IIN4z}|{
FK (4.11)
˙[PAR2] +
u5z }| {
(kP
[KLK5⇤]
[KLK5⇤] + CP
+  P )[PAR2] =
IIN5z}|{
mP (4.12)
˙[PAR2⇤] +
u6z}|{
 P⇤ [PAR2
⇤] =
IIN6z }| {
kP
[KLK5⇤][PAR2]
[KLK5⇤] + CP
(4.13)
FK = mK + fKSS + fK [PAR2
⇤]
FL = mL + fLSS + fL[PAR2
⇤]
It is evident that all the terms on the LHS of the equations represent uj(t) currents
(there are no v(t) currents because there are no subtractions), where j = {1, 2, 3, 4, 5, 6}.
Similarly, the terms of the RHS correspond to IINj (t) currents.
Based on the analysis provided in Chapter 2, the electrical equivalent model for the
cell cycle, according to the NBCF, consists of 6 ODEs (see Equation (4.7) for j =
{1, 2, 3, 4, 5, 6}), whose input and output currents have already been determined and
are explicitly codified by equations (4.14) - (4.25). As explained already, all the state
variables of the biological system are mapped onto the state variables of the electrical
system. More specifically, IOUT1 ! [LEKTI  KLK5⇤], IOUT2 ! [LEKTI], IOUT3 !
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[KLK5⇤], IOUT4 ! [KLK5], IOUT5 ! [PAR2] and IOUT6 ! [PAR2⇤]. The same holds
for the parameters of the system. Table 4.1 summarises the exact biological parameter
values as proposed in [3] and also provides the electrical analogous parameter values.
u1 = Ikd + I LK (4.14)
IIN1 =
IkaIOUT3IOUT2
Io
2 (4.15)
u2 =
IkaIOUT3
Io
+ I L (4.16)
IIN2 =
IkdIOUT1
Io
+
ItLIFL
Io
(4.17)
u3 =
IkaIOUT2
Io
+ I K⇤ + Ik
IOUT4
IOUT3 + ICK
(4.18)
IIN3 =
IkdIOUT1
Io
(4.19)
u4 = Ik
IOUT3
IOUT3 + ICK
+ I K (4.20)
IIN4 = IFK (4.21)
u5 = IkP
IOUT3
IOUT3 + ICP
+ I P (4.22)
IIN5 = ImP (4.23)
u6 = I P⇤ (4.24)
IIN6 =
IkP
Io
IOUT3IOUT5
IOUT3 + ICP
(4.25)
Observe that all uj and IINj currents are dimensionally consistent and have units of
Ampere. Wherever needed, a current Io has been employed by multiplication blocks
to ensure this. Finally, the equivalent equations describing the function of the circuit,
according to the aforementioned justification, take the form of (4.26)-(4.31).
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˙IOUT1 + (Ikd + I LK )IOUT1 =
IkaIOUT4IOUT2
Io
2 (4.26)
˙IOUT2 + (
IkaIOUT3
Io
+ I L)IOUT2 =
IkdIOUT1
Io
+
ItLIFL
Io
(4.27)
˙IOUT3 + (
IkaIOUT2
Io
+ I K⇤ + Ik
IOUT4
IOUT3 + ICK
)IOUT3 =
IkdIOUT1
Io
(4.28)
˙IOUT4 + (Ik
IOUT3
IOUT3 + ICK
+ I K )IOUT4 = IFK (4.29)
˙IOUT5 + (IkP
IOUT3
IOUT3 + ICP
+ I P )IOUT5 = ImP (4.30)
˙IOUT6 + I P⇤ IOUT6 =
IkP
Io
IOUT3IOUT5
IOUT3 + ICP
(4.31)
IFK = ImK +
IfKSIS
Io
+
IfKIOUT6
Io
IFL = ImL +
IfLSIS
Io
+
IfLIOUT6
Io
4.3.2 Electrical Equivalent Circuit For The KLK Model
With the mathematical section of the synthesis completed, what remains is the electrical
realisation. Similarly to Chapter 3, specific types of DTL and STL circuits are utilised.
These electrical topologies are presented in Chapter 2 and are briefly summarised as the
BC block, the multiplication block and the various current mirror blocks. The BC blocks
represent the dynamic element of the realisation, since they incorporate integrating
capacitors within them. The remaining blocks are required for the implementation of
the uj(t) and IINj (t) currents (j = {1, 2, 3, 4, 5, 6}) of the system.
Consider, as an example, equation (4.9) that describes the state variable [LEKTI]. This
ODE is electrically implemented by the block BC2 (see Figure 4.2). It entails inputs
u2 and IIN2 , which are detailed in Equations (4.16) and (4.17), respectively. The input
u2 consists of the multiplication between IKa (implemented by a current source) and
IOUT3 (the output current of BC3), divided by Io. Input u2 can, thus, be realised by one
multiplication block where I1 = IKa , I2 = IOUT3 and I3 = Io. Similarly, input IIN2 is
implemented, using two multiplication blocks, where for the first I1 = IKd , I2 = IOUT2
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and I3 = Io and for the second I1 = ItL , I2 = IFL and I3 = Io. The current Io, as
aforementioned, ensures the dimensional consistency of the equations. The remaining
ODEs of the KLK model circuit have been realised in an analogous manner.
By employing the symbolic representation introduced earlier, the block diagram for
the electrical realisation of the KLK system has been constructed. It consists of 6 BC
Blocks, 16 Multiplication Blocks and numerous NMOS and PMOS Current Mirrors.
Figure 4.2 illustrates the totality of the KLK model cytomimetic circuit.
4.4 Simulation Results
This section illustrates the simulation-based results of the biological and the electrical
systems that describe the function of the KLK model. The biological system of ODEs
has been validated by means of MATLAB c  simulations. The electrical topology has
been implemented and simulated in the Cadence Design Framework using the process
parameters of the commercially available AMS 0.35µm CMOS technology. The nu-
merical values of both biochemical and electrical systems are presented in Table 4.1.
The biological numerical values have been acquired from the literature [3], while the
electrical ones represent a direct mapping of the biological values.
The designed circuit, based on the assigned parameter set, is capable of realising di↵erent
types of oscillatory behaviour, due to the type of bifurcation that it expresses. By
modifying key numerical values from Table 4.1, in accordance to literature [3] and based
on new results, the model can switch from a globally stable fixed point, to bistability
and to oscillations. In this chapter, we present solutions to the system that display
periodicity and we also present the MATLAB c  and Cadence bifurcation diagrams. The
aspect ratios, the static power consumption, the capacitances and the biasing currents
for each type of behaviour are listed in Table 4.2. These parameters lead to small chip
area and low power consumption. However, they are not unique and therefore similar
results can be generated using di↵erent, scaled values of Table 4.2.
The parameter values found in Table 4.2 represent circuit parameters and should not
be associated with the biological values of the system. Instead, they ensure correct
biasing and optimal circuit operation with low power consumption, while conforming
with the logarithmic conformities of the transistors. The resulting design contains 214
transistors and six POLY-POLY capacitors with an area capacitance of 0.86fF/µm2.
4.4. Simulation Results 44
Table 4.1: Numerical values for the biological and the electrical systems that implement the
dynamics of the KLK model [3]. The presented parameter set has been letter-coded (↵, ,  ) to
account for three di↵erent cases of the KLK model. (↵) corresponds to a healthy condition, ( )
to a low-[LEKTI] patient and ( ) to a high-pH patient.
Biological
Parameter
Numerical
Value
Electrical
Parameter
Numerical
Value
ka (↵, ) 1 Ika 1nA
( ) 3 3nA
kd (↵, ) 1 Ikd 1nA
( ) 0.0025 0.0025nA
k (↵, ) 10 Ik 10nA
( ) 50 50nA
kP (↵, ,  ) ⇡ k IkP ⇡ IkP
 L (↵, ,  ) 0.5 I L 0.5nA
 K (↵, ,  ) 1 I K 1nA
 LK (↵, ,  ) ⇡  K I LK ⇡ I K
 K⇤ (↵, ,  ) ⇡  K I K⇤ ⇡ I K
 P (↵, ,  ) 0.5 I P 0.5nA
 P ⇤ (↵, ,  ) ⇡  P I P⇤ ⇡ I P
tL (↵,  ) 1 ItL 1nA
( ) 0.5 0.5nA
CK (↵, ,  ) 50 ICK 50nA
CP (↵, ,  ) ⇡ CK ICP ⇡ ICK
CL (↵, ,  ) 5 ICL 5nA
mP (↵, ,  ) 10 ImP 10nA
mL (↵, ,  ) 1 ImL 1nA
mK (↵, ,  ) 0 ImK 0
fKS (↵, ,  ) 0.5 IfKS 0.5nA
fLS (↵, ,  ) 0.05 IfLS 0.05nA
fK (↵, ,  ) 0.4 IfK 0.4nA
fL (↵, ,  ) 0.2 IfL 0.2nA
In the following simulations, in accordance to the previous chapters, three types of simu-
lations are studied. Bifurcation analyses study the multitude of the system’s behaviours
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Table 4.2: Electrical Parameter Values for the KLK Circuit
Specifications Numerical Value
Power Supply (V ) 3
IQ1 (nA) 1
IQ2 (nA) 1
IQ3 (nA) 1
IQ4 (nA) 1
IQ5 (nA) 1
Io1-Io5 (nA) 1
Io (nA) 1
C1-C5 (pF ) 100
(W/L)n ratio (µm/µm) 30/2
(W/L)p ratio (µm/µm) 30/2
Static Power Consumption (µW ) 7.686
Number of Devices 214
and transient and phase plane analyses for di↵erent parameter values demonstrate the
flexibility of the designed topology, as well as its agreement with the biological model.
4.4.1 Bifurcation Analysis
The KLK model has 21 parameter values. The parameter space is hence 21-dimensional
and has the capacity to express a multitude of bifurcations ranging from simple Hopf
bifurcations, to more involved Bogdanov-Takens bifurcations. In this section, a mere
glimpse into one- and two-parameter bifurcation diagrams will be taken. This analysis
is by no means exhaustive, however, it provides a preliminary look into the complexity
of the KLK model.
4.4.1.1 One Parameter Bifurcation
One-parameter bifurcations represent analyses of the e↵ect of an external stimulus S (eg.
scratching), on the inflammation level. In Figure 4.3 the solid lines denote the system’s
stable fixed points whereas the dotted lines denote the unstable ones. The system in
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hence monostable for low values of the external stimulus and becomes bistable in the
region spanned by the unstable fixed points, whose the left hand side is denoted by S 
and right hand side by S+. The system is thus described by a saddle-node bifurcation.
Three di↵erent cases are examined, with parameter values from Table 4.1:
• Healthy State (HS) denoted in black
• low-LEKTI denoted in blue
• high-pH denoted in red
In each case, S is varied and the inflammation level changes accordingly. Starting from
a low stimulus level and for increasing values, the inflammation starts to increase at the
inflammation threshold, which is at the onset of the dotted lines (for HS, S+ = 40).
The larger that threshold, the more healthy the system. In Figure 4.3a, it is evident
that in order of decreasing inflammation threshold, the HS is valued at S+ = 40, the
high-pH at S+ = 35 and the low-LEKTI at S+ = 20. On the other hand, starting at
high levels of inflammation and for decreasing stimulus values, the deactivation stimulus
threshold lies once more, at the high inflammation value onset of the dotted lines (for
HS, S  = 28). The lower that threshold value the more persistent the inflammation is.
In Figure 4.3a, it is evident that in order of decreasing inflammation threshold, the HS
is valued at S  = 28, the low-LEKTI at S  = 18 and the high-pH at S  = 7. For both
kinds of thresholds, S  and S+, the AD patients (low-LEKTI or high-pH) express a
lower threshold than the HS [3].
Figure 4.3b demonstrates the bifurcations of the electrical circuit through simulation.
The qualitative and quantitative agreement between the biological and electrical systems
is evident. Table 4.3 summarises the threshold values for all three di↵erent cases across
the two systems.
4.4.1.2 Two Parameter Bifurcation
To further extend this analysis we look into a more elaborate two-parameter bifurcation
exclusively for the biological model. The motivation behind this is based on the search
for oscillatory behaviour as well as for the attempt to dig deeper into the system’s inner
mechanics. In order to achieve this, two di↵erent bifurcation diagrams are designed,
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(a) One-parameter bifurcation for the biological system (reproduced
from [3]).
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(b) One-parameter bifurcation for the electrical system. Simulated
using Cadence.
Figure 4.3: One-parameter bifurcation for the biological and the electrical systems. The
observed bifurcation is a saddle node bifurcation. Three di↵erent cases are studied. The Healthy
State (HS) denoted in black, the low-LEKTI case denoted in blue and the high-pH case denoted
in red.
as displayed in Figure 4.4. The following simulations are performed using MatCont, a
continuation of the bifurcation toolbox from MATLAB c .
Initially, as Figure 4.4a demonstrates, we analyse the bifurcation diagram between pa-
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Table 4.3: Threshold values for the biological system and the electrical circuit. The threshold
absolute values of the Healthy State are the largest for both systems. Both in absolute value as
well as relatively to the other conditions the agreement between the two systems is evident.
Biological System Electrical Circuit
S  S+ S+   S  S  S+ S+   S 
Healthy State 28 40 12 30 35 5
low-LEKTI 18 20 2 19 20 1
high-pH 7 35 28 9 32 21
rameters fK and S. The resulting parameter space is divided into three parts, according
to the number of the system’s equilibrium points, using a Cusp bifurcation. Further-
more, note that on the bifurcation lines two more bifurcation points are detected that
correspond to Bogdanov-Takens bifurcations. Due to the complexity of the two inter-
active types of bifurcations, no direct spatial conclusion can be drawn from the results
on this graph.
Additionally, as Figure 4.4b demonstrates, we analyse the bifurcation diagram between
parameters fL and S. The resulting parameter space is once more divided in three
parts, according to the number of the system’s equilibrium points, using a Cusp bifur-
cation. In this bifurcation diagram the two bifurcation points correspond to Zero-Hopf
bifurcations. In this case, we can conclude experimentally that all the points in the
upper left triangular part of the graph, as it is defined by the bifurcation line and the
axis, corresponds to oscillatory states. We thus select a point in the aforementioned
oscillatory region and the resulting periodic behaviours for both systems are further
analysed in the following section.
4.4.2 Periodic Results
Based on the comprehensive results of [3] and on the aforementioned bifurcation analy-
sis, we are able to produce a distinct parameter set that accounts for results that display
periodic behaviour. This section, hence, presents the oscillatory results that this model
can produce. Figure 4.5a, demonstrates the periodic results of the biological model. For
the sake of clarity, we show the three out of five state variables, that represent the con-
centrations of the [LEKTI  KLK5⇤] complex, [LEKTI] and [KLK5]. However note
that the other three state variables oscillate in a similar manner. Figure 4.5b depicts
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Figure 4.4: Two-parameter bifurcations for the biological system.
the oscillatory evolution of the equivalent electrical system for the analogous variables,
IOUT1 , IOUT2 and IOUT4 , that represent currents measured in nA. The two figures
demonstrate a good qualitative agreement. Note that according to the aforementioned
mappings, the state variable of the biological system [LEKTI  KLK5⇤] corresponds
to IOUT1 of the electrical system and they are both depicted in red. Similarly, [LEKTI]
corresponds to IOUT2 and both are depicted in green and [KLK5] corresponds to IOUT4
and both are depicted in blue.
The minor observed di↵erences occur mainly due the non-idealities of the MOSTs and
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Table 4.4: Numerical values for the biological and the electrical systems that implement the
oscillatory dynamics of the KLK model.
Electrical
Parameter
Numerical
Value
IS 250nA
Ika 1nA
Ikd 1nA
Ik 10nA
IkP 10nA
I L 0.5nA
I K 1nA
I LK 1nA
I K⇤ 1nA
I P 0.5nA
I P⇤ 0.5nA
ItL 1nA
ICK 50nA
ICP 50nA
ImP 10nA
ImL 1nA
IfKS 0.5nA
IfLS 0.05nA
IfK 0.4nA
IfL 5nA
due to slight deviations from the logarithmic conformity a↵ecting the TL circuits. Note
that since the electrical system is scaled in time, the transient responses for the two
systems intentionally do not match in time, in order to highlight the time-tunability
of the electrical system. The numerical values are outlined in Table 4.4. The observed
sustained oscillations, after time elimination, give rise to limit cycles between the various
substances. These are illustrated in Figure 4.6 for the biological system and in Figure
4.7 for the electrical one, where the state variable [KLK5] and the output current of
BC4, IOUT4 , have been chosen as the bases against which all other state variables are
plotted. Once more good qualitative and quantitative equivalence is observed.
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(b) Periodic oscillations of the electrical system described by equation (4.7) for j =
{1, 2, 3, 4, 5, 6} (realised by Figure 4.2), by considering equations (4.14) - (4.25) and
for the values shown in Tables 4.2 and 4.4.
Figure 4.5: Periodic transient responses for both the biological and electrical behaviours.
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Figure 4.6: Phase planes of the biological system described by equations (4.8) - (4.13) and for
the values shown in Table 4.4.
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Figure 4.7: Phase planes of the electrical system described by equation (4.7) for j =
{1, 2, 3, 4, 5, 6} (realised by Figure 4.2), by considering equations (4.14) - (4.25) and for the
values shown in Tables 4.2 and 4.4.
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4.5 Conclusion
In this chapter the nonlinear dynamical behaviour of the six-dimensional KLK model
has been described, analysed and implemented as a VLSI CMOS cytomimetic circuit.
The proposed circuit includes a number of weakly-inverted MOSFETs and capacitors
and can be controlled through its parameters in complete accordance to the function of
the biological model, as shown in the one- and two-parameter bifurcation diagrams. It
is hence able to successfully reproduce the oscillatory and bistable behaviours that are
present in the di↵erent regions of operation of its biological counterpart. Such successful
results once more create a great starting point for a potential future fabrication.
Hence, in the next chapter, we study the third and last cytomimetic example of this
thesis, which displays the greatest amount of complexity coupled with a multitude of
realisable behaviours.
Chapter 5
The Nonlinear Mammalian Cell
Cycle Circuit: Introducing
Complex Dynamics
5.1 Introduction
This chapter presents the analysis, the synthesis and the simulation results correspond-
ing to the emulation of a complex cellular network mechanism, the skeleton model for the
network of Cyclin-dependent Kinases (CdKs) driving the mammalian cell cycle. This
five variable nonlinear biological model proposed by Ge´rard et. al. [4], when appropriate
model parameter values are assigned, can exhibit multiple oscillatory behaviors, varying
from simple periodic oscillations, to complex oscillations such as quasi-periodicity and
chaos.
The model is transformed into a CMOS weak-inversion, log-domain equivalent circuit
via the NBCF. The electrical analogous model is simulated using the Cadence De-
sign Framework (CDF) and the process parameters of the commercially available AMS
The material in this Chapter has already been published in the IEEE Transactions on Biomedical
Circuits and Systems [17]. Many sections have been referenced appropriately to avoid self-plagiarism.
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0.35µm CMOS technology and by means of Spectre R  and the BSIM3V3 model that
it utilises. The proposed topology is implemented using 244 MOSFETs and consumes
a power of less than 0.7nW from a power supply of 3 V. The parameter values of
the proposed circuit are optimised for each distinct type of behaviour that is being
realised. The presented cytomimetic topology follows closely the behavior of its bio-
logical counterpart, exhibiting similar time-dependent solutions of the Cdk complexes,
the transcription factors and the proteins. The resulting transient simulation and phase
planes are displayed and compared to analogous results obtained in MATLAB c  for the
biological model.
This chapter aims in displaying the real capabilities of the NBCF and of the cytomimetic
circuits. The high dimensionality, in conjunction to the multitude of behaviours that
the model can o↵er, constitute a system of great significance to the NBCF. As a result,
its realisation highlights the fact that cytomimetic circuits have tremendous potential,
and the present chapter represents a mere glimpse into that potential.
5.2 Biological Model for the Mammalian Cell Cycle
The mammalian cell cycle is a cellular rhythm responsible for the cell division, an es-
sential task for both unicellular and multicellular organisms. Understanding it is crucial
not only in healthy physiological conditions, but also in pathological ones, because an
irregularity in the cell cycle can lead to abnormal cell proliferation and perhaps ulti-
mately to cancer [49]. The cell cycle consists of four successive phases, namely the gap
phase G1, S (DNA replication), the gap phase G2 and M (mitosis). As long as the cells
are not in a proliferative state, they reside in the quiescent state, G0 [4]. Responsible for
the sequential progression along these phases is a network of cyclin-dependent kinases
[17, 50, 51].
The complexity of this network is such, that numerous computational models have been
proposed that describe only parts of the cell cycle [52–55]. A particular deterministic
model, however, that describes the dynamics of the global Cdk network is proposed in
[4]. Essentially, this five variable model forms the backbone of a much more detailed,
thirty-nine variable (and 164 parameter) model [56]. By abandoning many of the bio-
chemical details of the larger model, it o↵ers a greatly reduced computational complexity
and can facilitate computer simulations, while preserving the main dynamical properties
[17].
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Figure 5.1: Diagram for the skeleton model describing the mammalian cell cycle (reproduced
from [4]). The schematic clearly highlights the four main cyclin/CdK complexes (cyclin D/Cdk4-
6 is uncoupled from the system and reaches quickly a steady state), the transcription factor and
the protein Cdc20, responsible for the ordered progression through the cell cycle.
The model in [4] utilizes four cyclin/Cdk complexes that are activated in turn and
collectively and together with the transcription factor E2F and the Cdc20 protein,
control the four phases of the cell cycle, as shown in Figure 5.1. Each complex is
responsible for a particular phase of the cell cycle, as depicted in Table 5.1.
Table 5.1: Cell Cycle Phase Activation
Cell Cycle Phase Responsible Complex
G1 cyclin D/Cdk4-6, cyclin E/Cdk2
G1 ! S cyclin D/Cdk4-6, cyclin E/Cdk2
S ! G2 cyclin A/Cdk2
G2 ! M cyclin B/Cdk1
As the cycle begins, with the presence of the GF, the cyclin D/Cdk4-6 complex becomes
synthesised, which enables the progression through the G1 phase. The cyclin D/Cdk4-6
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complex then promotes the activation of the transcription factor E2F, which is respon-
sible for the activation of the cyclin E/Cdk2 complex during the G1/S phase transition
and the actication of the cyclin A/Cdk2 complex during the S phase of the cycle. The
Cyclin E/Cdk2 complex also activates E2F. In what follows, the cyclin A/Cdk2 complex
facilitates the progression through the S phase as well as the transition from S to G2
by inactivating the transcription factor E2F. During the G2 phase the cyclin A/Cdk2
complex promotes the activation of the cyclin B/Cdk1 complex, thus leading to the
transition from G2 to M. During the M phase, the cyclin B/Cdk1 complex activates the
protein Cdc20 by phosphorylation. Cdc20 enables the activation of a negative feedback
loop, which degrades the cyclin A/Cdk2 and cyclin B/Cdk1 complexes, thus completing
the cycle. Thereafter, as soon as there is su cient amount of GF, the cell cycle will
start once more [4, 57].
Cyclin D/Cdk4-6 is not coupled to the other variables and therefore it quickly reaches
a steady state according to the level of growth factor (GF) in the cell [49]. Hence,
the resulting system is five-dimensional, deterministic and is described by the kinetic
equations (5.1) - (5.6).
˙E2F = V1e2f
✓
E2Ftot   E2F
K1e2f + E2Ftot   E2F
◆
(Md+Me) 
  V2e2f E2FK2e2f + E2F Ma (5.1)
M˙e = vseE2F   VdeMa MeKde +Me (5.2)
M˙a = vsaE2F   VdaCdc20 MaKda +Ma (5.3)
M˙b = vsbMa  VdbCdc20 MbKdb +Mb (5.4)
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˙Cdc20 = V1cdc20Mb
✓
Cdc20tot  Cdc20
K1cdc20 + Cdc20tot  Cdc20
◆
 
  V2cdc20Cdc20
K2cdc20 + Cdc20
(5.5)
M˙d = vsd
GF
Kgf +GF
  Vdd MdKdd +Md =)
Md =
KddvsdGF
Kgf+GF
Vdd   vsdGFKgf+GF
, (5.6)
where Md corresponds to the cyclin D/Cdk4-6 complex, Me to the cyclin E/Cdk2
complex, Ma to the cyclin A/Cdk2 complex and Mb to the cyclin B/Cdk1 complex.
This model is of particular interest to the field of cytomimetic circuits due to its ability to
self-organize in time and switch from a stable steady state to self-sustained oscillations.
This switch can be associated with the transition from quiescence to cell proliferation
[57]. This five variable model represents the minimum regulatory structure able to
produce the multitude of dynamic behaviours observed in the detailed thirty nine vari-
able model for the Cdk network controlling the mammalian cell cycle [56]. In complete
analogy to the more detailed model, the five variable model is reliant on the sequen-
tial activation of the Cdk complexes, which once activated, deactivate the preceding
Cdk complex in the network [17]. Finally, the model in question succeeds in studying
all modes of oscillation and their underlying conditions specifically due to their small
domain of parameter space [4].
This multitude of dynamic behaviours gives rise to multiple oscillatory pathways, so
depending on the assigned parameter set and the initial conditions, numerous behaviours
can be observed. These range from simple periodic oscillations that describe the normal
progression of the cell cycle to birhythmicity, where at intermediate levels of GF, two
stable oscillatory regimes coexist [4]. More complex behaviours are also present, that
are not yet associated to a particular biological function, such as quasi-periodicity and
chaos. This model does not take into consideration the e↵ects of time-varying volume
(due to growth and cell division) on the concentrations of the system [17].
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5.3 Electrical Implementation
In this section we present the proposed electrical realisation of the mammalian cell
cycle. Following the introduction of the biochemical model, we will now migrate from
the biological to the electrical field. In the paragraphs to follow, the synthesis procedure
by which the electrical equivalent equations and circuits are constructed is presented.
Initially, the NBCF is applied, as explained in Chapter 2, and the appropriate input
and output currents are selected, in order to obtain the electrical equivalent equations.
These equations, in turn, are utilised for the construction of the electrical equivalent
circuit, which mimics the function of the mammalian cell cycle.
5.3.1 Electrical Equivalent Equations For The Mammalian Cell Cycle
For the sake of clarity and for the purposes of this section, the NBCF is provided once
more below:
I˙OUTj (t) +
1
⌧j
[uj(t)  vj(t)]
IQj
IOUTj (t) =
IINj (t)
⌧j
, (5.7)
where
⌧j =
nCjVT
IQj
.
The quantity IOUTj (t) denotes the output current of the j
th BC, IQj is the level shifting
current of the jth dynamical translinear (TL) circuit while ⌧j (which has dimensions of
seconds) can be viewed as a time-scaling parameter. The quantity ⌧j is a product of
the subthreshold slope factor, the capacitance of the jth BC and the thermal voltage
(VT ⇡ 25.6mV ) divided by the value of the biasing current IQj . The uj(t) and vj(t)
currents are time varying inputs/outputs of the jth BC. IINj (t) is a logarithmically
compressed time-varying current of the jth dynamic TL topology. In accordance to the
targeted linear or nonlinear equations, there can be numerous sets of uj(t), vj(t) and
IINj (t) current combinations that can give rise to a cytomimetic electrical topology,
which subsequently will be able to emulate those dynamics. All such topologies will
have in common the Bernoulli di↵erential equation that describes each BC operator
and consequently equation (5.7).
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Equation (5.7) implies that the state variable of the electrical topology is the output
current IOUT . As Chapter 2 suggests, a practical way forward is to map this current,
either in a “one-to-one” or in a scaled manner onto a state variable of the biological
system so that the analogy concentration(µM)$ ↵ ·current(nA) holds. Consequently,
the number of BCs needed equals the dimension of the system of ODEs. In the case of
the cell cycle model five BCs are required and all variable mappings are chosen to be
“one-to-one” (↵ = 1) [17].
The mapping for u(t), v(t) and IIN follows a similar trend. They di↵er, however, in
the sense that depending on the targeted ODEs they can correspond to functions of the
state variables of the system and/or its parameters. Their precise form is obtained by
means of a direct comparison between the system of biological ODEs and the NBCF.
To facilitate such a comparison, the system of ODEs needs to be re-written in the
form of (5.7). In the case of the cell cycle model, equations (5.8) - (5.12) display this
re-expression.
˙E2F +
0BB@
u1z }| {
V2e2fMa
K2e2f + E2F
+
V1e2f (Me+Md)
K1e2f + E2Ftot   E2F
1CCAE2F =
IIN1z }| {
V1e2fE2Ftot
K1e2f + E2Ftot   E2F (Me+Md) (5.8)
M˙e+
0BB@
u2z }| {
VdeMa
Kde +Me
1CCAMe =
IIN2z }| {
vseE2F (5.9)
M˙a+
0BB@
u3z }| {
VdaCdc20
Kda +Ma
1CCAMa =
IIN3z }| {
vsaE2F (5.10)
M˙b+
0BB@
u4z }| {
VdbMa
Kdb +Mb
1CCAMb =
IIN4z }| {
vsbMa (5.11)
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˙Cdc20+0BB@
u5z }| {
V1cdc20Mb
K1cdc20 + Cdc20tot   Cdc20 +
V2cdc20
K2cdc20 + Cdc20
1CCACdc20 =
IIN5z }| {
V1cdc20Cdc20tot
K1cdc20 + Cdc20tot   Cdc20Mb (5.12)
It is evident that all the terms on the LHS of the equations represent uj(t) currents
(there are no v(t) currents because there are no subtractions), where j = {1, 2, 3, 4, 5}.
Similarly, the terms of the RHS correspond to IINj (t) currents.
Based on the analysis provided in Chapter 2, the electrical equivalent model for the
cell cycle, according to the NBCF, consists of 5 ODEs (see Equation (5.7) for j =
{1, 2, 3, 4, 5}), whose input and output currents have already been determined and are
explicitly codified by equations (5.13) - (5.22). As explained already, all the state
variables of the biological system are mapped to state variables of the electrical sys-
tem in a one-to-one manner, such that µM ! nA. More specifically, IOUT1 ! E2F ,
IOUT2 !Me, IOUT3 !Ma, IOUT4 !Mb and IOUT5 ! Cdc20. The same holds for the
parameters of the system. Table 5.2 summarises the exact biological parameter values
as proposed in [4] and also provides the electrical analogous parameter values [17].
u1 =
IV 2e2fIOUT3
IK2e2f + IOUT1
+
IV 1e2f (IOUT2 + IMd)
IK1e2f + IE2Ftot   IOUT1
(5.13)
IIN1 =
IV 1e2fIE2Ftot
IK1e2f + IE2Ftot   IOUT1
IOUT2 + IMd
Io
(5.14)
u2 =
IV deIOUT3
IKde + IOUT2
(5.15)
IIN2 =
IvseIOUT1
Io
(5.16)
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u3 =
IV daIOUT5
IKda + IOUT3
(5.17)
IIN3 =
IvsaIOUT1
Io
(5.18)
u4 =
IV dbIOUT3
IKdb + IOUT4
(5.19)
IIN4 =
IvsbIOUT3
Io
(5.20)
u5 =
IV 1cdc20IOUT4
IK1cdc20 + ICdc20tot   IOUT5
+
IV 2cdc20Io
IK2cdc20 + IOUT5
(5.21)
IIN5 =
IV 1cdc20ICdc20tot
IK1cdc20 + ICdc20tot   IOUT5
IOUT4
Io
(5.22)
Observe that all uj and IINj currents are dimensionally consistent and have units of
Ampere. Wherever needed, a current Io has been employed by multiplication blocks to
ensure this. Furthermore, a careful examination of Table 5.2 might raise concerns about
the dimensional consistency of the electrical parameters, whose biological counterparts
have units of µMh 1 or h 1. The NBCF deals elegantly with this since, as shown in
Equation (5.7), apart from the input and output currents there is the parameter ⌧j with
units of seconds that can multiply or divide targeted parameters and ensure complete
dimensional consistency. It is however straightforward that due to the fact that the
units of ⌧j are seconds instead of hours, the resulting equivalent electrical system will
be scaled in time. This scaling can be tuned through the variation of the capacitance
Cj and/or the IQj currents of the BC Blocks [17]. Finally, the equivalent equations
describing the function of the circuit, according to the aforementioned justification,
take the form of (5.23)-(5.27).
I˙OUT1 +
✓
IV2e2f IOUT3
IK2e2f + IOUT1
+
IV1e2f (IOUT2 + IMd)
IK1e2f + IE2Ftot   IOUT1
◆
IOUT1 =
IV1e2f IE2Ftot
IK1e2f + IE2Ftot   IOUT1
(IOUT2 + IMd) (5.23)
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I˙OUT2 +
✓
IVdeIOUT3
IKde + IOUT2
◆
IOUT2 = IvseIOUT1 (5.24)
I˙OUT3 +
✓
IVdaIOUT5
IKda + IOUT3
◆
IOUT3 = IvsaIOUT1 (5.25)
I˙OUT4 +
✓
IVdbIOUT3
IKdb + IOUT4
◆
IOUT4 = IvsbIOUT3 (5.26)
I˙OUT5+✓
IV1cdc20IOUT4
IK1cdc20 + ICdc20tot   IOUT5
+
IV2cdc20
IK2cdc20 + IOUT5
◆
IOUT5 =
IV1cdc20ICdc20tot
IK1cdc20 + ICdc20tot   IOUT5
IOUT4 (5.27)
5.3.2 Electrical Equivalent Circuit For The Mammalian Cell Cycle
With the mathematical section of the synthesis completed, what remains is the electrical
realisation. Similarly to Chapters 3 and 4, specific types of DTL and STL circuits
are utilised. These electrical topologies are presented in Chapter 2 and are briefly
summarised as the BC block, the multiplication block and the various current mirror
blocks. The BC blocks represent the dynamic element of the realisation, since they
incorporate integrating capacitors within them. The remaining blocks are required for
the implementation of the uj(t) and IINj (t) currents (j = {1, 2, 3, 4, 5}) of the system.
Consider, as an example, equation (5.9) that describes the state variable Me. This
ODE is electrically implemented by the block BC2 (see Figure 5.2). It entails inputs
u2 and IIN2 , which are detailed in Equations (5.15) and (5.16), respectively. The input
u2 consists of the multiplication between IV de (implemented by a current source) and
IOUT3 (the output current of BC3), divided by the sum of IKde and IOUT2 . Input
u2 can, thus, be realised by one multiplication block where I1 = IV de, I2 = IOUT3 and
I3 = IKde+IOUT2 . Similarly, input IIN2 is implemented, using one multiplication block,
where I1 = Ivse, I2 = IOUT1 and I3 = Io. The current Io, as aforementioned, ensures the
dimensional consistency of the equations. The remaining ODEs of the cell cycle model
circuit have been realised in an analogous manner.
By employing the symbolic representation introduced earlier, the block diagram for the
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Table 5.2: Numerical values for the biological and the electrical systems that implement the
dynamics of the Cell Cycle [4].
Biological
Parameter
Numerical
Value
Electrical
Parameter
Numerical
Value
Cdc20tot 5µM ICdc20tot 5nA
E2Ftot 3µM IE2Ftot 3nA
GF 1µM IGF 1nA
Kda 0.1µM IKda 0.1nA
Kdb 0.005µM IKdb 0.005nA
Kdd 0.1µM IKdd 0.1nA
Kde 0.1µM IKde 0.1nA
Kgf 0.1µM IKgf 0.1nA
K1cdc20 1µM IK1cdc20 1nA
K2cdc20 1µM IK2cdc20 1nA
K1e2f 0.01µM IK1e2f 0.01nA
K2e2f 0.01µM IK2e2f 0.01nA
Vda 0.245h 1 IV da/(Io⌧) 0.245s 1
Vdb 0.28h 1 IV db/(Io⌧) 0.28s 1
Vdd 0.245µMh 1 IV dd/⌧ 0.245nAs 1
Vde 0.35h 1 IV de/(Io⌧) 0.35s 1
vsa 0.175h 1 Ivsa/(Io⌧) 0.175s 1
vsb 0.21h 1 Ivsb/(Io⌧) 0.21s 1
vsd 0.175h 1 Ivsd/(Io⌧) 0.175s 1
vse 0.21h 1 Ivse/(Io⌧) 0.21s 1
V1cdc20 0.21h 1 IV 1cdc20/(Io⌧) 0.21s 1
V2cdc20 0.35µMh 1 IV 2cdc20/⌧ 0.35nAs 1
V1e2f 0.805h 1 IV 1e2f/(Io⌧) 0.805s 1
V2e2f 0.7h 1 IV 2e2f/(Io⌧) 0.7s 1
electrical realisation of the cell cycle has been constructed. It consists of 5 BC Blocks,
14 Multiplication Blocks and numerous NMOS and PMOS Current Mirrors. Figure 5.2
illustrates the totality of the Cell Cycle cytomimetic circuit.
Due to the flexible nature of the NBCF, the electrically analogous circuits that are
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implementing a specific biochemical function can be implemented by means of a large
number of combinations of the static TL circuits. However, cytomimetic circuits need to
take into consideration the various log-domain conformities, which will ensure that the
subthreshold MOST are correctly biased and subsequently functional. An illustration of
the many modifications that can take place, in order to design cytomimetic topologies
will be given in the following example, stemming from a technical issue that is present
in the specific biochemical example of this paper.
Consider the parameter IKdb = 5pA which is too small to be implemented by means of a
current source input. This parameter resides in u4(t) and is displayed in equation (5.19).
In order to maintain the mathematical consistency of the formalism and at the same
time “generate” a practical biasing current value for the circuit a simple mathematical
trick can be performed. While retaining the value of the u4(t)-related ratio unchanged,
both the numerator and the denominator are multiplied by a factor of 10. In this way,
IV db, IKdb and IOUT4(t) are increased 10-fold and hence IKdb, now valued at 50pA,
becomes feasible, while the electrical analogous equations remain unchanged and in
complete analogy with its biochemical counterpart.
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5.4 Simulation Results
This section illustrates the simulation-based results of the biological and the electrical
systems that describe the function of the cell cycle. The biological system of ODEs has
been validated by means of MATLAB c  simulations. The electrical topology has been
implemented and simulated in the Cadence Design Framework using the process pa-
rameters of the commercially available AMS 0.35µm CMOS technology. The numerical
values of both biochemical and electrical systems are presented in Table 5.2. The bio-
logical numerical values have been acquired from the literature [4], while the electrical
ones represent a “one-to-one” correspondence of the biological values [17].
The designed circuit, based on the assigned parameter set, is capable of realising di↵erent
types of oscillatory behaviour, by modifying key numerical values from Table 5.2, in
accordance to literature [4]. In this chapter, we present solutions to the system that
display periodicity, frequency-scaled periodicity, birhythmicity, quasi-periodicity and
chaos. The aspect ratios, the static power consumption, the capacitances and the biasing
currents for each type of behaviour are listed in Table 5.3. These parameters lead to a
small chip area and low power consumption while facilitating an IC implementation via
appropriate layout [17]. However, they are not unique and therefore similar results can
be generated using di↵erent, scaled values of Table 5.3.
In Table 5.3, one can find the electrical parameter values of the constructed circuit
topology. These represent circuit parameters and should not be associated with the
biological values of the system. Instead, they ensure correct biasing and optimal circuit
operation with low power consumption, while conforming with the logarithmic confor-
mities of the transistors. The selected design is identical for each di↵erent behaviour
that the system can realise, a fact apparent by noticing the number of transistors for
each case (always 244 transistors). However, each di↵erent behaviour calls for indepen-
dent optimisation and tuning, owing to the di↵erent biological parameter space that
is being utilised respectively (see for example, Table 5.5). The combination of the
aforementioned di↵erentiations leads to the slight variations in power consumption, as
presented in Table 5.3. Furthermore, note that all capacitors in the present circuit
implementations are POLY-POLY capacitors,with an area capacitance of 0.86fF/µm2.
In the following simulations, in accordance to the previous chapters, two types of simu-
lations are studied for each di↵erent behaviour. Transient and phase plane analyses for
di↵erent parameter values demonstrate the flexibility of the designed topology, as well
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Table 5.3: Electrical Parameter Values for the Cell Cycle Circuit
Specifications Periodicity Birhythmicity Quasi-Periodicity Chaos
Power Supply (V ) 3 3 3 3
IQ1 (nA) 0.9 0.9 0.9 0.9
IQ2 (nA) 1 1 1 1
IQ3 (nA) 1 1 1.3 1.3
IQ4 (nA) 0.9 0.9 1 1
IQ5 (nA) 1 1 1.3 1.2
Io1 -Io5 (nA) 10 10 1 1
Io (nA) 1 1 1 1
C1-C5 (pF ) 100 100 200 200
(W/L)n ratio (µm/µm) 20/2 20/2 100/2 100/2
(W/L)p ratio (µm/µm) 20/2 20/2 20/2 20/2
Static Power Consumption (µW ) 0.492 0.470 0.657 0.606
Number of Devices 244 244 244 244
as its agreement with the biological model.
5.4.1 Periodicity
In Section 5.2 it was outlined that with su cient supply of growth factor, the cell pro-
gresses in an orderly fashion to the activation of the cyclin/Cdk complexes leading to
the realisation of the cell cycle [4]. This progression takes the form of sustained periodic
oscillations which are displayed in Figure 5.3a. For the sake of clarity, we show the three
out of five state variables, that represent the concentrations of the CdK complexes mea-
sured in µM , namely the cyclin E/Cdk2 complex, the cyclin A/Cdk2 complex and the
cyclin B/Cdk1 complex. However note that according to Table 5.1 they are su cient
to demonstrate the complete progression of the cell cycle. Also, note that the other two
state variables oscillate in a similar manner. Figure 5.3b depicts the oscillatory evolu-
tion of the equivalent electrical system for the analogous variables, IOUT2 , IOUT3 and
IOUT5 , that represent currents measured in nA. The two figures demonstrate a good
qualitative agreement between the two systems. Note that according to the aforemen-
tioned mappings, the state variable of the biological system Ma corresponds to IOUT3
of the electrical system and they are both depicted in green. Similarly, Me corresponds
to IOUT2 and both are depicted in blue and Cdc20 corresponds to IOUT5 and both are
depicted in red [17].
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The minor observed di↵erences occur mainly due the non-idealities of the MOSTs and
due to slight deviations from the logarithmic conformity a↵ecting the TL circuits. Note
that, as already mentioned, because the electrical system is scaled in time, the transient
responses for both systems have been normalised in time for the sake of comparison.
The numerical values are outlined in Table 5.2.
The observed sustained oscillations, after time elimination, give rise to limit cycles
between the various cyclin/Cdk complexes. These are illustrated in Figure 5.4 for the
biological system and in Figure 5.5 for the electrical one, where the state variableMa (for
the biological system) and the output current of BC3, IOUT3 (for the electrical system),
have been chosen as the bases against which all other state variables are plotted. Once
more good qualitative and quantitative equivalence is observed. It is important to note
that for the case of the periodic solutions, the nonlinear dynamical system, irrespective
of the initial conditions enforced, will converge on the stable limit cycle at all times.
For this reason, in simulation no initial conditions have been set, aside from a brief
microsecond square pulse, which plays the role of a small perturbation to the system
[17].
5.4. Simulation Results 71
0 0.2 0.4 0.6 0.8 1
0
0.5
1
1.5
2
2.5
3
3.5
time (s)
Co
nc
en
tra
tio
n 
(u
M
)
 
 
Me − cyclin E/Cdk2
Ma − cyclin A/Cdk2
Cdc20 − cyclin B/Cdk1
(a) Periodic oscillations of the biological system described by equations (5.8) - (5.12)
and for the values shown in Table 5.2. Only three out of five state variables are shown,
for the sake of clarity (see text).
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(b) Periodic oscillations of the electrical system described by equation (5.7) for j =
{1, 2, 3, 4, 5} (realised by Figure 5.2), by considering equations (5.13) - (5.22) and for
the values shown in Tables 5.2 and 5.3.
Figure 5.3: Periodic transient responses for both the biological and the electrical behaviours.
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5.4.2 Frequency Up-Scaling
Prior to the introduction to the complex behaviour of the cell cycle system, we demon-
strate an important property of cytomimetic circuits, which is also present in the pro-
posed topology. This property is concerned with the frequency of the system. As
initially mentioned in Chapter 2, equation (5.7) includes the parameter ⌧j , which has
units of seconds and represents a time-scaling parameter. By varying this parameter
one can tune the frequency of the system. Another way to achieve this is to multiply
all input and output currents uj(t), vj(t) and j (t) by a scaling factor  , as shown in
equation (5.28), where j = {1, 2, 3, 4, 5}.
I˙OUTj (t) +
 
⌧j
[uj(t)  vj(t)]
IQj
IOUTj (t) =  
IINj (t)
⌧j
, (5.28)
Electrically, one way to achieve this is by multiplying a chosen current parameter value
by   for every factor inside all the uj(t), vj(t) and j (t) currents. In equations (5.29)-
(5.33), the current parameters chosen are highlighted in bold.
I˙OUT1 +
✓
IV2e2f IOUT3
IK2e2f + IOUT1
+
IV1e2f (IOUT2 + IMd)
IK1e2f + IE2Ftot   IOUT1
◆
IOUT1 =
IV1e2f IE2Ftot
IK1e2f + IE2Ftot   IOUT1
(IOUT2 + IMd) (5.29)
I˙OUT2 +
✓
IVdeIOUT3
IKde + IOUT2
◆
IOUT2 = IvseIOUT1 (5.30)
I˙OUT3 +
✓
IVdaIOUT5
IKda + IOUT3
◆
IOUT3 = IvsaIOUT1 (5.31)
I˙OUT4 +
✓
IVdbIOUT3
IKdb + IOUT4
◆
IOUT4 = IvsbIOUT3 (5.32)
I˙OUT5+✓
IV1cdc20IOUT4
IK1cdc20 + ICdc20tot   IOUT5
+
IV2cdc20
IK2cdc20 + IOUT5
◆
IOUT5 =
IV1cdc20ICdc20tot
IK1cdc20 + ICdc20tot   IOUT5
IOUT4 (5.33)
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Table 5.4: Electrical Numerical Values for the Cell Cycle Circuit with Up-scaled Frequency
(  = 7.5).
Electrical Parameter Numerical Value
IV 1e2f/(Io⌧) 6.04s 1
IV 2e2f/(Io⌧) 5.25s 1
Ivse/(Io⌧) 1.6s 1
IV de/(Io⌧) 2.63s 1
Ivsa/(Io⌧) 1.31s 1
IV da/(Io⌧) 1.84s 1
Ivsb/(Io⌧) 1.6s 1
IV db/(Io⌧) 2.1s 1
IV 1cdc20/(Io⌧) 1.6s 1
IV 2cdc20/⌧ 2.63nAs 1
The frequency-scaled system is simulated using the parameter values of Table 5.2. The
scaled parameters are displayed in Table 5.4, where the scaling used is   = 7.5.
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Figure 5.6: Frequency up-scaling (  = 7.5) of the electrical system described by equation (5.7)
for j = {1, 2, 3, 4, 5} (realised by Figure 5.2), by considering equations (5.13) - (5.22) and for
the values shown in Tables 5.2 and 5.3.
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Figure 5.6 displays the simulated transient results for the scaled system. Compared
to the periodic results of the previous section, as shown in Figure 5.3b, it is evident
that the frequency of oscillation has increased according to the utilised scaling factor.
Previously, the frequency of oscillation was fosc = 12.58Hz, whereas in the present case
it is fosc = 96.35Hz. This example illustrates a very important property of cytomimetic
circuits. Tunability in the frequency domain is a property present only in the electrical
realisation of the cell cycle and for this reason only Cadence results are displayed.
Another way to tune the frequency is to vary the parameter ⌧j . This can be achieved
either by altering the capacitance values inside the BCs, or by tuning the IQj currents.
However, the latter is not recommended, for reasons that are explained in Chapter 6.
5.4.3 Complex Oscillations
The Cdk network contains multiple sources of oscillatory pathways and it is through
this property that more complex oscillatory behaviours can surface. In the literature,
these have already been observed in the more detailed, 39-variable cell cycle model [58],
but also in the 5-variable skeleton model utilised in this thesis [4]. In what follows, it is
demonstrated that even the more complex oscillatory patterns such as quasi-periodicity
and chaos can be realised by the prototype electrical circuitry synthesized here. Note
that the complex behaviours may vary considerably depending on the physical system
that is called to implement them. In practice, circuit parasitics and/or sensitivity to the
initial conditions for such systems result in “rapidly diverging” behaviours, since in such
systems “small uncertainties are amplified enormously fast” [1]. Ensuring the realisation
of fully identical MATLAB c  and Cadence responses for the complex behaviours and
especially for the cases of chaos and quasi-periodicity, calls for setting two sets of initial
conditions, one for MATLAB c  and one for Cadence. For the electrical (Cadence) case
though, component parasitics and the complexity of the BSIM3v3 model render such
a task daunting. Hence, for the complex oscillatory patterns, only indicative electrical
system behaviours are presented, which verify the ability of the circuit topology to
generate such behaviours [17].
5.4.3.1 Birhythmicity
The first type of complex behaviour studied is birhythmicity. It represents a state
where two stable oscillatory regimes co-exist. These stable regimes are connected by
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an unstable periodic state [4]. According to the enforced initial conditions, the solution
starts in the vicinity of the unstable periodic state and converges to the closest stable
regime. As mentioned previously, due to the absence of su cient control over the initial
conditions in the electrical equivalent circuit, an indicative solution is presented where
the circuit converges to one of the two stable regimes. Figure 5.7a displays the transient
behaviour of the output currents of BC2 and BC4. By means of time elimination, this
oscillatory pattern results in the generation of the limit cycle depicted in Figure 5.7b.
The parameter values utilised, are displayed in Table 5.2, where only GF is altered,
so that IGF = 0.1nA. Finally, the aspect ratios, the static power consumption, the
capacitances and the biasing currents corresponding to birhythmicity are presented in
Table 5.3 [17].
Table 5.5: Electrical Numerical Values for the Cell Cycle Circuit with Quasi-periodic or Chaotic
Behaviour
Electrical Parameter Numerical Value
IGF 0.01nA
Ivsd/⌧ 0.01nAs 1
IV dd/⌧ 0.7nAs 1
IV 1e2f/(Io⌧) 3.1s 1
IV 2e2f/(Io⌧) 2s 1
Ivse/(Io⌧) 0.6s 1
IV de/(Io⌧) 1s 1
Ivsa/(Io⌧) 0.5s 1
IV da/(Io⌧) 0.7s 1
IKda 0.25nA
Ivsb/(Io⌧) 1.06s 1
IV db/(Io⌧) 0.8s 1
IKdb 0.25nA
IV 1cdc20/(Io⌧) 1.185s 1
IV 2cdc20/⌧ 1nAs 1
IK1cdc20 0.01nA
IK2cdc20 0.01nA
ICdc20tot 2nA
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(a) Birhythmic oscillations of the electrical system described by equation (5.7) for
j = {1, 2, 3, 4, 5} (realised by Figure 5.2), by considering equations (5.13) - (5.22) and
for the values shown in Tables 5.2 and 5.3.
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(b) Birhythmic limit cycle of the electrical system described by equation (5.7) for
j = {1, 2, 3, 4, 5} (realised by Figure 5.2), by considering equations (5.13) - (5.22) and
for the values shown in Tables 5.2 and 5.3.
Figure 5.7: Birhythmicity in the electrical equivalent system of the cell cycle
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5.4.3.2 Quasi-Periodicity
The second type of complex behaviour that is studied is quasi-periodicity. In order to
be realised according to [4], certain numerical values need to be modified. Table 5.5
lists these modifications. The rest of the numerical values can be found in Table 5.2.
Furthermore, the aspect ratios, the static power consumption, the capacitances and the
biasing currents corresponding to quasi-periodicity are presented in Table 5.3. Figure
5.8a displays the transient behaviour of the output currents of BC2 and BC4. By
means of time elimination, this oscillatory pattern results in the generation of the limit
cycle depicted in Figure 5.8b.
5.4.3.3 Chaos
The second type of complex behaviour is deterministic chaos. Similarly to the case
of quasi-periodicity, in order to be realised, certain numerical values of Table 5.2 have
been modified as shown in Table 5.5 with the exception of IV 1e2f , which is changed
to 2.6s 1. Figure 5.9a shows the time series of the output currents of BC2 and BC4,
namely IOUT2 and IOUT4 , respectively. According to the previous justification this time
series represents a solution of random initial conditions. This solution, when converted
to its corresponding phase space, as shown in Figure 5.9b, it evolves towards a strange
attractor, a fundamental characteristic of chaotic systems.
5.5 Conclusion
In this section the final and most complex cytomimetic circuit has been realised with
the use of the NBCF. The biological model was directly mapped in a one-to-one manner
to the electrical equivalent circuit. The resulting topology includes a number of weakly-
inverted MOSFETs and capacitors and is able to emulate the periodic behaviour of the
cell cycle, similarly to the biological model. It has also been demonstrated that the
electrical topology can be e↵ectively scaled in time, a property absent in the biological
model. Additionally, it can realise the more complex behaviours that are present in the
model, that do not have a particular biological meaning. These include, birhythmicity,
quasi-periodicity and chaos.
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(a) Quasi-periodic oscillations of the electrical system described by equation (5.7) for
j = {1, 2, 3, 4, 5} (realised by Figure 5.2), by considering equations (5.13) - (5.22) and
for the values shown in Tables 5.2, 5.3 and 5.5.
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(b) Quasi-periodic limit cycle of the electrical system described by equation (5.7) for
j = {1, 2, 3, 4, 5} (realised by Figure 5.2), by considering equations (5.13) - (5.22) and
for the values shown in Tables 5.2, 5.3 and 5.5.
Figure 5.8: Quasi-periodicity in the electrical equivalent system of the cell cycle
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(a) Chaotic oscillations of the electrical system described by equation (5.7) for j =
{1, 2, 3, 4, 5} (realised by Figure 5.2), by considering equations (5.13) - (5.22) and for
the values shown in Tables 5.2, 5.3 and 5.5.
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(b) Chaotic limit cycle of the electrical system described by equation (5.7) for j =
{1, 2, 3, 4, 5} (realised by Figure 5.2), by considering equations (5.13) - (5.22) and for
the values shown in Tables 5.2, 5.3 and 5.5.
Figure 5.9: Chaos in the electrical equivalent system of the cell cycle
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It is important to note that despite the non-linearities present in the electrical realisation
of the cell cycle (i.e. inside MOSTs and TL circuits), the circuit was able to faithfully
emulate the cell cycle dynamics. Together with the systematic nature of the NBCF, that
facilitates a very straightforward implementation, cytomimetic circuits demonstrate the
existence of a very useful methodology, that can give rise to incredibly robust electrical
structures.
In the next chapter, the proposed cell cycle CMOS topology is appropriately laid out,
manufactured and tested. It has been laid out using the commercially available AMS
0.35µm. The proof-of-concept measured results are then compared to simulated Ca-
dence results and various conclusions are drawn.
Chapter 6
Layout Of The CMOS Cell Cycle
Circuit
6.1 Introduction
This chapter presents the layout of the CMOS log-domain cytomimetic circuit, mim-
icking the four phases of the mammalian cell cycle, as described in Chapter 5. The
technology used is the commercially available 0.35µm 2P4M AustriaMicroSystems.
It begins by demonstrating the layout strategy, according to which the cell cycle circuit
makes the transition from conception and simulation into a fabricated silicon chip. The
categorisation of the parameters, the incorporation of ratiometric current mirrors along
with their novel naming convention represent a few examples that make up the layout
strategy. In what follows, the chapter digs deeper into the low-level design of some basic
blocks and the techniques used to optimise them. These include the Bernoulli Cell, the
Multiplier and the key current mirrors collecting the input currents from the external
Keithly current sources. Furthermore, the chapter presents the conceived interconnec-
tion strategy for the individual blocks on the die as a function of the number and the
Parts of the material in this Chapter has already been published in the IEEE Transactions on
Biomedical Circuits and Systems [17]. Many sections have been referenced appropriately to avoid self-
plagiarism.
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geometry of the pads. The resulting laid out chip is subsequently simulated by means of
the Cadence Design Framework and the post-layout results are displayed and compared
to previous simulations of the biological system in MATLAB c . Finally, the electronic
set-up that was constructed for the measurement of the fabricated chip is presented
along with the “proof-of-concept” measured results, which confirm the capability of
NBCF-based cytomimetic circuit to solve in a continuous-time and a continuous-value
manner coupled DEs, with minute power demands and good accuracy. The fabricated
chip occupies an area of 2.27 mm2 and consumes a power of 1.26 µW from a power
supply of 3 V.
6.2 Layout Strategy
The CMOS cytomimetic circuit mimicking the mammalian cell cycle that is proposed
in Chapter 5, is hereby prepared for layout.
Given the high dimensionality of the Cell Cycle model and the large number of be-
haviours it can support, we have chosen to focus and optimize the combination of
electrical parameters that give rise to periodic solutions only, in order to produce bi-
ologically meaningful, deterministic solutions, verifiable via MATLAB c , as explained
previously in Section 5.4, in a manner that ensures minimum fabrication risk.
As explained in Section 5.3 the cell cycle circuit entails a large number of parameters,
which are expressed as currents. It is ine cient to use one current source to implement
each parameter, and hence the first step is to group these 24 parameters, displayed in
Table 5.2 (including Io), into categories according to their value, in order to use the
fewest o↵-chip current sources possible. Nevertheless, it is useful to use more than one
current source during the testing phase in order to retain the tunability of the system.
We have defined six reference current value categories (1nA, 0.7nA, 0.245nA, 0.175nA,
0.805nA and 0.185nA) in order to realize these 24 currents. Each category contains
currents that are multiples of each other. Therefore, each category is composed of a
reference current and of appropriate ratiometric current mirrors in order to realise all the
currents of the specific category [17]. Table 6.1 demonstrates the six current categories
with the reference currents IA, IB, IC , ID, IE and IF . Note that the reference current
IF , includes the current IMd, which represents a grouping of the parameters IVdd , IGF ,
IKgf , IKdd and Ivsd.
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It is important to mention that these current categories represent the biasing of the
mammalian cell cycle circuit. This biasing apparatus is the only source of tuning for
the fabricated chip and hence an important trade-o↵ has been established based on the
chip specifications (number of pads available in the chip), on the lab equipment (number
of available Keithley current sources) and on the amount of desired circuit tunability.
This type of biasing apparatus requires a network of ratiometric current mirrors to
appropriately bias the circuit blocks inside the chip. The design is hence split between
three types of blocks, the core (“c”), responsible for the computation of the cell cycle
dynamics, the ratiometric (“r”), responsible for the correct biasing of the circuit and
the IQ (“q”), responsible for the biasing of the sensitive IQ currents. The resulting
design contains 34 types of blocks, 32 of which are current mirrors. In total there are
78 instances of the aforementioned blocks. Hence, an appropriate naming convention
for the current mirrors is necessary in order to facilitate the design process and end up
with an organised and clean circuit. This is described in 6.1. The circuit contains 490
transistors, which is double the amount used for simulation. The number of transistors
doubled when the circuit got prepared for layout. That happened due to the elimination
of all the block current sources that were used for simulation and their replacement by
the six aforementioned current categories together with their associated ratiometric
current mirror apparatus.
[MOS type]  [{Block type}CM ]  [# outputs]  [scaling factor] (6.1)
Where, [MOS type] = {n, p} according to the type of MOSFET being utilized in the
specific block and {Block type} = {c, r, q} according to the type of block (core, ratio-
metric or IQ) being realised. [# outputs] refers to the number of output transistors
in the current mirror and [scaling factor] refers to the scaling factor multiplying the
input current. Furthermore, an exhaustive list of the blocks in the mammalian cell cycle
circuit is presented in Table 6.2.
Large sizes are used in order to ensure immunity against process variations. Further-
more, the aspect ratios of the core part of the design are adjusted to ensure optimal
performance ((W/L)n core = 20/2, (W/L)p core = 50/2). One of the most sensitive
currents in cytomimetic circuits is the IQj current (see Figure 2.1, level shifting cur-
rent) which a↵ects multiplicatively the output current of the BC. The accuracy of this
current is of great importance and hence a very large aspect ratio is utilised for the cur-
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Table 6.2: Full list of blocks in the mammalian cell cycle circuit. The number of instances per
block is also provided.
Block name # instances Block name # instances
Bernoulli Cell block 5 p-cCM-1-10 1
Multiplication block 16 p-cCM-2-1 1
n-cCM-1-1 7 p-qCM-1-1 4
n-cCM-3-1 2 p-qCM-2-1 1
n-cCM-4-1 1 p-rCM-1-1 3
n-cCM-5-1 1 p-rCM-1-2 1
n-cCM-6-1 1 p-rCM-1-05 1
n-qCM-1-1 1 p-rCM-1-6 1
n-qCM-2-1 4 p-rCM-2-1 1
n-rCM-1-1 1 p-rCM-2-05 1
n-rCM-1-02 4 p-rCM-3-1 1
n-rCM-1-2 1 p-rCM-4-1 1
n-rCM-1-2.5 3 p-rCM-4-02 1
n-rCM-1-3 2 p-rCM-4-3 1
n-rCM-1-05 1 p-rCM-5-mixed 1
n-rCM-2-1 1 p-rCM-9-6 1
p-cCM-1-1 5 p-rCM-16-mixed 1
rent mirrors providing it ((W/L)n Iq,p Iq = 400/6). Finally, the reference size of the
input transistor in all ratiometric current mirrors is set to (W/L)n ratio,p ratio = 100/2,
in order to facilitate their function to provide ratios and multiples.
The circuit is subsequently tested for fabrication variability results. According to an
extensive Monte Carlo simulation the final circuit topology performed with a success
rate of approximately 70% against process and mismatch variations. The performance
criterion utilised was the frequency of the oscillation. This number is lower than the
usual 90%   95% value characterising more mainstream designs and reflects the chal-
lenges associated with the realisation of such high-order, strongly-nonlinear behaviours
in the ultra low-power subthreshold regime [17].
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6.3 Individual Block Layout
This section focuses on the low-level silicon layout of the key STL and DTL blocks
comprising the mammalian cell cycle circuit. These include the core blocks responsible
for the solution of the dynamics, namely the Bernoulli Cell block and the Multiplication
block, the blocks receiveing the IQ currents and the ratiometric current mirrors receiving
the biasing input currents IA, IB, IC , ID, IE and IF . These are summarised below:
• Core: Bernoulli Cell block
• Core: Multiplication block
• IQ current: p-qCM-1-1
• IQ current: n-qCM-2-1
• Ratiometric: p-rCM-1-1 (receives and distributes IC , ID, IF )
• Ratiometric: p-rCM-3-1 (receives and distributes IE)
• Ratiometric: p-rCM-5-mixed (receives and distributes IB)
• Ratiometric: p-rCM-16-mixed (receives and distributes IA)
The laid out blocks have been designed according to the aspect ratios provided in
Section 6.2. Suppose, for example that the block n-rCM-3-2 is to be laid out. This
block corresponds to a current mirror with three outputs, where each output carries the
double amount of current when compared to the input. In Section 6.2 it is mentioned
that the reference input transistor of a ratiometric current mirror has the aspect ratio
of (W/L)n ratio,p ratio = 100/2. This in turn implies that the three output transistor
sizes are 200/2 and hence they carry double the amount of current. Finally, it should be
noted that every current mirror block includes cascoding and the size of the cascoding
transistors equals the size of the output transistors they are connected to, for which it
holds that VSource,casc = VDrain,out.
The layout of the blocks that make up the mammalian cell cycle circuit has been ap-
propriately optimised to account for the various sources of mismatch present in the
commercial CMOS processes. These include CMOS Latchup, various geometric e↵ects
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such as the shape size and orientation of the MOSTs, di↵usion and etch e↵ects as well
as thermal and stress e↵ects [59].
The aforementioned sources of mismatch have been successfully overcome by means of
well established techniques available in the literature [59]. These include the incorpora-
tion of guard rings around the blocks for the prevention of latchup (even double guard
rings for very important blocks) and the use of long channel MOSTs to prevent the
geometric e↵ects. Dummy devices are used to ensure uniform etching. Furthermore,
the 1D/2D common centroid technique was utilised in conjunction to interdigitation in
order to ensure optimal block matching.
In what follows, the eight aforementioned blocks are displayed and briefly described.
The rest of the blocks can be found in Appendix A.
6.3.1 Bernoulli Cell Block
The Bernoulli Cell is part of the core group of blocks. It is the only dynamic element
in the circuit and the one that is actually computing the solutions to the di↵erential
equations. Hence, it is the most crucial block and optimal matching is required. In the
mammalian cell cycle circuit there are five coupled di↵erential equations and therefore
five Bernoulli Cells, where each computes the solution to one state variable. Figure 6.1
displays the schematic of the Bernoulli Cell.
The size of the transistors is (W/L)p core = 50/2, as explained in Section 6.2. The
design approach includes the use of a two dimensional common centroid technique,
which entails splitting the transistors into two unit fingers of size 25/2, in order to end
up with a compact and symmentric design [2]. The resulting layout pattern is displayed
below:
DM
2
S DM
1
S DM
3
S SM
4
D SM
6
D SM
5
D
DM
5
S DM
6
S DM
4
S SM
3
D SM
1
D SM
2
D
Subscripts D and S refer to the drain and the source of the MOSTs respectively. The
displayed layout pattern entails some interesting properties. Referring back to Chapter 2
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I (t)
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I
jv (t)ju (t), jQI jOI
DDV
M1
M2 M3 M4 M5
M
50/2
50/2 50/2 50/2 50/2
50/2Cj,
Figure 6.1: Schematic of the Bernoulli Cell block. The size of each transistor is (W/L)p core =
50/2.
and in conjunction to Figure 6.1, it is known that the capacitive node between transistors
M3 and M4 is the most crucial. This emanates from the fact that this node contains the
capacitor, which performs the integration of the dynamics. The importance of this node
is also elevated due to the input and output uj(t) and vj(t) currents flowing through it.
It is therefore critical for M3 and M4 to have the best possible matching compared to
the other transistors. M1 and M6 are the second most important since they carry the
input and output currents, respectively. Finally, M2 and M5 follow, which carry the
voltage shifting Ioj currents with their matching being of moderate importance. For
the aforementioned reasons, the pattern shows transistors M3 and M4 being closest to
the center, M1 and M6 midway and M2 and M5 furthest from the center. Figure 6.2
demonstrates the laid out circuit as it is shown in Cadence.
Figure 6.2 also displays the four dummy devices placed on the sides of the pattern in
order to ensure uniform etching. All the dummies are connected to ground in order
to eliminate any potential floating devices. Finally, note the presence of a guard ring
around the design which protects from a potential CMOS latchup.
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6.3.2 Multiplication Block
The Multiplication block (see Figure 6.3 for schematic) is present in the mammalian cell
cycle circuit in 14 instances. Similarly to the Bernoulli Cell block it is designed using a
2D common centroid technique with a unit finger size of 25/2. The resulting pattern is
displayed below:
DM
3
S DM
2
S DM
5
S SM
4
D S | M6D SM1D
DM
4
S DM
5
S DM
2
S SM
3
D S | M1D SM6D
Transistors M2-M5 are performing the current processing, whereas transistors M1 and
M6 are cascoding transistors. These two groups have been laid out using two di↵erent
common centroid patterns placed next to each other, since matching for the second
group is not important. Figure 6.4 displays the layout of the Multiplication block as
shown in Cadence. Note once more the presence of four dummy transistors along with
a guard ring.
DDV
2I 3I
1 2
3
I I
I1
I
M1 M6
M2 M5
M3 M4
50/2
50/2 50/2
50/2
50/250/2
Figure 6.3: Schematic of the Multiplication block. The size of each transistor is (W/L)p core =
50/2.
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6.3.3 p-qCM-1-1
The p   qCM   1   1 block (see Figure 6.5 for schematic) is responsible for receiving
and distributing the sensitive IQ current. This current is of extreme importance since
its accuracy could decisively a↵ect the function of the circuit. For this reason a very
large aspect ratio has been assigned, (W/L)p Iq = 400/6, with the unit finger size being
50/2. The selected common centroid pattern is demonstrated below.
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Figure 6.6 displays the layout of the block as shown in Cadence. Note once more the
presence of four dummy transistors along with a double guard ring.
jQ
I
M3
DDV
M4
M1 M2
400/6 400/6
400/6 400/6
Figure 6.5: Schematic of the p-qCM-1-1 block. The size of each transistor is (W/L)p Iq =
400/6.
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6.3.4 n-qCM-2-1
The n   qCM   2   1 block (see Figure 6.7 for schematic) is responsible for receiving
and distributing the sensitive IQ current as well. As already mentioned, this current
is of extreme importance, since its accuracy could decisively a↵ect the function of the
circuit. Similarly to p   qCM   1   1, a very large aspect ratio has been assigned,
(W/L)p Iq = 400/6, with the unit finger size being 50/2. The selected common centroid
pattern is demonstrated below.
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This pattern corresponds to transistors M4-M6, which are responsible for the actual
mirroring. Transistors M1-M3 are cascoding transistors and are placed next to M4-M6
in the physical layout, as shown in Figure 6.8. Note once more the presence of four
dummy transistors along with a double guard ring.
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Figure 6.7: Schematic of the n-qCM-2-1 block. The size of each transistor is (W/L)p Iq =
400/6.
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6.3.5 p-rCM-1-1
The p   rCM   1   1 block (see Figure 6.9 for schematic) is responsible for receiving
and distributing the biasing currents IC , ID and IF . These currents are crucial for the
correct biasing of the circuit. The assigned aspect ratio is (W/L)p ratio = 100/2, with
the unit finger size being 25/2. The selected common centroid pattern is demonstrated
below.
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Figure 6.10 displays the layout of the block as shown in Cadence. Note once more the
presence of four dummy transistors along with a double guard ring.
M3
DDV
M4
M1 M2
100/2 100/2
100/2 100/2
IC,ID,IF
Figure 6.9: Schematic of the n-rCM-1-1 block. The size of each transistor is (W/L)p ratio =
100/2.
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M2M1M3M4M2 M4M3M1
M1M2M4M3M1 M3M4M2
Figure 6.10: Layout of the n-rCM-1-1 block according to a 2D common centroid technique.
Every transistor is split into four fingers with a finger size of 25/2. The design includes four
dummy transistors and a double guard ring.
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6.3.6 p-rCM-3-1
The p  rCM   3  1 block (see Figure 6.11 for schematic) is responsible for receiving
and distributing the biasing current IE . This current is crucial for the correct biasing
of the circuit. The assigned aspect ratio is (W/L)p ratio = 100/2, with the unit finger
size being 25/2. The selected common centroid pattern is demonstrated below.
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This pattern corresponds to transistors M5-M8, which are responsible for the actual
mirroring. Transistors M1-M4 are cascoding transistors and are placed next to M5-M8
in the physical layout, as shown in Figure 6.12. Note once more the presence of four
dummy transistors along with a double guard ring.
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Figure 6.11: Schematic of the n-rCM-3-1 block. The size of each transistor is (W/L)p ratio =
100/2.
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6.3.7 p-rCM-5-mixed
The p rCM 5 mixed block (see Figure 6.13 for schematic) is responsible for receiving
and distributing the biasing current IB. The assigned aspect ratio is (W/L)p ratio =
100/2, with the unit finger size being 25/2. Notice the di↵erence in the transistor sizes
due to the di↵erent scaling present in the schematic. The selected common centroid
pattern is demonstrated below.
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This pattern corresponds to transistors M7-M12, which are responsible for the actual
mirroring. Transistors M1-M6 are cascoding transistors and are placed next to M7-M12
in the physical layout, as shown in Figure 6.14. Note once more the presence of four
dummy transistors along with a double guard ring.
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Figure 6.13: Schematic of the p-rCM-5-mixed block. The size of each transistor varies accord-
ing to its respective scaling.
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6.3.8 p-rCM-16-mixed
The p rCM 16 mixed block (see Figure 6.16 for schematic) is responsible for receiv-
ing and distributing the biasing current IA. The assigned aspect ratio is (W/L)p ratio =
100/2, with the unit finger size being 25/2. Notice the di↵erence in the transistor sizes
due to the di↵erent scaling present in the schematic. The selected common centroid
pattern is demonstrated below.
K J I HO N G F E D A B C P Q B C P QQ P B
Q P C B Q P C BQ P C B
Q P C BB C P Q
C
M L M
F G H ID E J K N O A
E F G HA D I J K N O
N K J IA O H G F E D
Figure 6.15: Layout pattern for the p-rCM-16-mixed block
This pattern corresponds to transistors A-Q, which are responsible for the actual mir-
roring. They are colour coded according to their size. The size of the blue-marked
transistors is 200/2, the red-marked size is 100/2, the green-marked size is 50/2 and,
finally, the yellow-marked size is 25/2. The remaining transistors are used for cascoding
and are placed above A-Q in the physical layout, as shown in Figure 6.17. Finally, Fig-
ure 6.18 displays a zoomed version of the laid out block. Note once more the presence
of twelve dummy transistors along with a double guard ring.
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DDV
C200/2
200/2
B100/2 200/2
100/2 200/2
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P200/2
200/2
Q
200/2
200/2
Figure 6.16: Schematic of the p-rCM-16-mixed block. The size of each transistor varies
according to its respective scaling.
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6.4 Measurements of the Mammalian Cell Cycle Circuit
This section details the experimental set-up of the mammalian cell cycle chip along
with the obtained proof-of-concept measured results, using the commercially available
0.35µm AMS technology.
6.4.1 Experimental Set-Up
The experimental setup used for the fabricated mammalian cell cycle chip is hereby
presented. It involves a number of Keithley sources responsible for providing voltage
and current inputs to the chip. In e↵ect, they power up the chip and they provide
appropriate biasing. Additionally, the set-up includes a Faraday cage that provides
shielding against electric fields. Figure 6.19 demonstrates the described set-up.
As Figure 6.20 demonstrates, inside the Faraday cage reside the fabricated chip along-
side the constructed PCBs utilised for interfacing with the chip. The cell cycle chip
has five current outputs. These outputs are used as inputs to five I-to-V converters
(transimpedance amplifiers), that simultaneously produce the required amplified volt-
ages corresponding to the state variables of the system. These I-V converters contain
low-pass filters with a cut-o↵ frequency at 20Hz, thus discarding the 50Hz noise. The
omission of the 20Hz filters is not prohibitive for the measurement of the dynamics.
However, their inclusion improves the signal quality. In total three PCBs are utilised
for the measurement of the fabricated chip.
1. The first PCB is responsible for the power-up and biasing of the chip (large PCB
in Figure 6.20). Also the chip is placed on this PCB given that the chip socket is
integrated on the PCB.
2. The second PCB is a variable-gain transimpedance amplifier, able to provide var-
ious degrees of amplification.
3. The third PCB is a low-noise transimpedance amplifier, used to obtain the final
results.
The resulting voltage outputs, following the I-V conversion, are collected by a PowerLab
and displayed on a computer screen. Finally, note that throughout the experimental
set-up there is a common ground potential.
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Keithley Current Sources
Faraday Cage
(Shielding Circuitry)
Figure 6.19: Experimental setup for the mammalian cell cycle fabricated chip. This figure
demonstrates the biasing apparatus comprised of Keithley current sources and the Faraday cage
that provides shielding against electric fields. Inside the Faraday cage reside the fabricated chip
alongside the constructed PCBs utilised for the testing.
6.4.2 Measured Results
The resulting IC, including the five 100pF capacitors, covers an area of 2.27mm2 (ex-
cluding the area of the pads), while consuming 1.26µW of power. It is powered from
a 3V supply and it contains 490 transistors, which is double the amount used for sim-
ulation. The number of transistors doubled when the circuit got prepared for layout.
This happened due to the elimination of all the block current sources that were used for
simulation and their replacement by the six aforementioned current categories together
with their associated ratiometric current mirror apparatus. Table 6.3 summarizes the
aspect ratios, bias and capacitance values, the area and the power consumption of the
Cell Cycle chip. Figure 6.21 displays its microphotograph [? ].
The resulting measured responses have a very similar behaviour to the simulated ones,
6.4. Measurements of the Mammalian Cell Cycle Circuit 109
Chip
Socket
Voltage and 
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Low-Noise 
Transimpedance 
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Variable-Gain 
Transimpedance 
Amplifier
Figure 6.20: Inside the Faraday cage: three PCBs that are responsible for interfacing with the
fabricated chip. The large PCB is responsible for the power-up and biasing of the chip. The
other two are transimpedance amplifiers that receive the output signals, process and deliver
them to the computer.
as shown in previous sections. The five outputs are converted back to currents and
the transient responses are displayed in Figure 6.22a. For the sake of clarity, only
the currents IOUT2 , IOUT3 and IOUT5 are shown, however the rest oscillate in a similar
manner. The frequency of oscillation of the chip, which is common to all outputs, is
8.33Hz a value that is very close to that of 8.79Hz from Cadence, when the latter is
simulated for the same state. Also, observe that the chip’s current outputs, at their
lower values, do not saturate very close to 0nA (compare with Figures 5.3a and 5.3b).
This can be attributed to o↵sets produced by the laid-out circuit, the PCB electronic
components or the interconnection between the two. Additionally, this may be also due
to the leakage currents of electrical components, which is typically in the order of tens of
pAs. Finally, note that in the measured responses we do not show the transient period
during which the state variable converges towards a limit cycle. Hence, the results
shown, depict the oscillations subsequent to their convergence onto the limit cycle [? ].
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Using IOUT3 as the basis, four limit cycles emerge, that are depicted in Figure 6.23b. As
already mentioned, there is no transient period shown, prior to the convergence on the
limit cycle, a fact evident on the graphs. Referring to the simulated results of Figure
5.5, it can be seen that the IOUT4-IOUT3 , IOUT2-IOUT3 and IOUT5-IOUT3 phase planes
appear to have good qualitative and quantitative agreement. The measured amplitudes
of IOUT2 and IOUT5 (see Figures 5.3b, 5.5, 6.22a and 6.23b) are close to the simulated
ones with the exception of IOUT3 whose amplitude is 3.5nA, a fact that was expected
according to the post-layout simulations. It is this di↵erence, which also explains the
small di↵erence in tilting between the simulated and measured IOUT1-IOUT3 phase planes
(see Figures 5.5 and 6.23b).
In order to highlight the accuracy of the proposed circuit, an additional analysis has
been performed, examining the frequency response of the fabricated chip with respect
Table 6.3: Electrical Parameter Values for the Fabricated Cell Cycle Chip
Specifications Numerical Value
Power Supply (V ) 3
IQ1 (nA) 0.9
IQ2 (nA) 0.9
IQ3 (nA) 1
IQ4 (nA) 0.9
IQ5 (nA) 1
Io1-Io5 (nA) 30
Io (nA) 1
C1-C5 (pF ) 100
(W/L)n core ratio (µm/µm) 20/2
(W/L)p core ratio (µm/µm) 50/2
(W/L)n ratio ratio (µm/µm) 100/2
(W/L)p ratio ratio (µm/µm) 100/2
(W/L)n Iq ratio (µm/µm) 400/6
(W/L)p Iq ratio (µm/µm) 400/6
Static Power Consumption (µW ) 1.26
Area (mm2) (including capacitors - excluding pads) 2.27
Number of Devices 490
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Figure 6.21: Microphotograph of the Cell Cycle chip, using the commercially available 0.35µm
AMS technology. The chip occupies an area of 2.27mm2 including a total capacitance of 500pF .
to key circuital currents. More specifically, the scaling factor 1/⌧ = IQ/nCVT of the
electrical analogous circuit is modified, by simultaneously changing the key current IQ
of the five BC blocks. Through this attempt, the scaling factor of the circuit, and thus,
the frequency of operation should be modified. The outcome of this parametric analysis
of the chip is compared with Cadence simulations as well as with ideal MATLAB c 
simulations of the time-scaled biological model [17].
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(a) Measured transient responses from the Cell Cycle chip. Once more, for the sake
of clarity, three out of the five output currents have been selected, in accordance with
the results shown in Figures 5.3a and 5.3b.
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(b) Measured phase planes from the Cell Cycle chip.
Figure 6.22: Measured results of the mammalian cell cycle fabricated chip
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(a) E↵ect of the simultaneous parametric sweep of the IQj currents on the frequency
of IOUT .
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(b) % deviations between the frequencies of the measured chip, the simulated cir-
cuit in Cadence and the simulated scaled biological model in MATLAB c , during the
simultaneous parametric sweep of the IQj currents.
Figure 6.23: Parametric Analyses
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The IQ current is being swept from 0.8nA   1.2nA, defining a perturbation of 20%
around the nominal current value. Figure 6.23a presents the frequency responses of
the three systems with respect to the IQ current variation. The quantitative agreement
between the chip and the circuit in Cadence is very good, with their maximum di↵erence
being less than 0.8Hz, a value that decreases as the IQ currents increase. Observe that
for current values higher than 1nA the chip and the Cadence results practically coincide,
while above 1.1nA the di↵erence from the MATLAB c  results decreases substantially.
The reason for this concerns the logarithmic conformity and the appropriate biasing of
the transistors in the Bernoulli Cells, which tend to work better for values larger than
1nA. The scaled model in MATLAB c  expresses slightly larger frequency values [17].
Figure 6.23 illustrates the percentage deviation in the frequency of the oscillation for the
various cases shown in Figure 6.23a. Observe the small (maximum value of 8%) di↵er-
ence between the measured (chip) and simulated (Cadence) results and the noticeable
% di↵erence from MATLAB c . These deviations from the ideal biological frequency
response can be justified, taking into consideration the complexity and the high non-
linearity of the electrical analogous system as well as the various parasitic elements of
the fabricated chip. Finally, it is also worth observing from Figure 6.23a that despite
the di↵erence with the MATLAB c  case, the trend of the dependence of the frequency
upon the currents’ value is common for all three cases [17].
6.5 Conclusion
This chapter demonstrated the feasibility of the emulation of the dynamics of a complex
fifth order biochemical system by means of an analog cytomimetic chip. By following
closely the systematic circuit synthesis method of the NBCF, a monolithic cytomimetic
emulator has been elaborated, allowing us to generate continuous-time, continuous-
value, real-time solutions of the aforementioned biochemical nonlinear, coupled ODEs
model. The high processing speed of the fabricated chip (real-time data processing) in
conjunction with its ultra-low power and small area properties, may provide an alter-
native method to modern biocomputation, by using a mixed-mode processor this time
to perform the integration of the nonlinear coupled ODEs, instead of the conventional
DSP approaches.
The proposed cytomimetic chip is the first of its kind, consisting of a proof-of-concept
intrinsic analog emulator for complex, high-order biochemical reactions, based on the
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NBCF synthesis method. The potential for future envisaged applications starts slowly
to unfold. For example, an attempt to combine an array of cytomimetic circuits with
biosensors might allow the development of versatile drug-testing platforms, where the
inputs of the cytomimetic circuit will not be provided by Keithley current sources but
from the various sensors, whose output will be a current, directly related to the amount
of protein or any other molecule that has interacted with the sensor.
Chapter 7
Area Optimisation Of Cochlear
Implants: The MOS Capacitor
and The Sinh Domain
7.1 Introduction
This chapter introduces and applies practical area-reduction techniques on the analogue,
externally linear-internally nonlinear (ELIN), complementary metal-oxide semiconduc-
tor (CMOS) implementation of a cochlear channel. This channel is constructed on the
basis of the biomimetic auditory filter called the One-Zero Gammatone Filter (OZGF)
and it has been synthesised using ultra-low power Class-AB biquadratic filters, which
employ MOS transistors that operate in their weak inversion regime. The realisation
of linear capacitors with appropriately configured MOS transistors, the order reduction
of the OZGF transfer function and the employment of hyperbolic sine companding fil-
ters can lead to area reductions that range from 61.8%, up to 91.9% of the original
size. The designed electrical circuits are simulated using the Cadence Design Frame-
work (CDF) and the process parameters of the commercially available AMS 0.35µm
CMOS technology and by means of Spectre R  and the BSIM3V3 model that it utilises.
Comparative simulation results highlight the trade-o↵s between performance, linearity,
noise and power consumption of the designs. Reference MATLAB c  simulations that
account for the theoretical performance have also been included.
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This chapter aims in performing area optimisation on log-domain circuits via the spe-
cific example of a cochlear channel, that represents a linear circuit. Some of the novel
techniques presented hereby have the potential to be applied on nonlinear cytomimetic
circuits. This chapter, therefore, acts as a means of feasibility analysis and of documen-
tation of the potential benefits of those techniques on log-domain circuits.
7.2 Background
The history of the Cochlear Implants (CIs) spans a period of almost four decades. Their
significance stems from the fact that they are based on models that accurately mimic the
function of the human cochlea (inner ear) and, more specifically, the filtering behaviour
of the basilar membrane (BM: the basic structure that performs frequency decomposi-
tion and filtering) in the frequency domain. A comprehensive analysis of these filters,
namely Gammatone Filters (GTF), is presented in [60]. One model of particular interest
is the One-Zero Gammatone Filter or OZGF, comprehensively introduced by Lyon in
1996 [61]. This model, in comparison to other GTFs, facilitates an easier CMOS VLSI
hardware implementation due to its convenient mathematical description. Although it
represents a slight generalization of the fundamental GTF, the addition of a single zero
in the Laplace domain deems it one of the most e↵ective and controllable models of
auditory processing [62]. Additionally, this model facilitates meaningful bio-mimicry,
a fact that has elegantly been demonstrated in [63] through elaborate phychophysical
experiments. The model has been constructed by means of Class AB biomimicking
log-domain analogue filters, in order to optimise the trade-o↵ between power, area and
performance [64]. Its measured results display the desired controllability and e ciency
not only as a single channel [65], but also as a complete five-channel analogue cochlear
implant processor [66].
CIs will soon become fully implantable and, to that end, performance specifications such
as linearity and Dynamic Range (DR) need to be traded o↵ for chip area. Although the
current ICs [63, 65, 66] exhibit a remarkable balance between power consumption, area,
linearity, noise and DR, a smaller design would allow, as an example, for more channels
or more control per channel in the same area.
This chapter examines practical ways of reducing the area of the OZGF without heavily
compromising its performance. A significant development presented in the sections to
follow is the introduction of transistor-only OZGFs, where the poly-poly capacitor has
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been replaced by a MOS capacitor. The conditions where this is valid and the outcomes
are discussed. Furthermore, a new OZGF with a reduced-order transfer function (TF)
is for the first time introduced. The remaining part of this chapter presents a novel
hyperbolic sine (sinh) OZGF and states its relative advantages and disadvantages.
Intuitively, the first step to decrease the area of the OZGF is to decrease the dimensions
of its transistors. However, the OZGF is a log-domain circuit requiring only weakly
inverted transistors. Hence, in order to ensure reliable operation, large sizes are required
so that the transistors remain deep in weak inversion [67]. Thus, the interest is conveyed
to the capacitors.
The MOS capacitor is a nonlinear element, however, its inherent capacitance is advan-
tageous to the double-poly capacitors, in terms of capacitance per unit area, parasitic
capacitance [68] and matching [69] [70] (relative mismatches of as low as 0.02% [71]).
The merits of low-cost, associated with the simpler form of MOS process, and smaller
designs, have been adopted in a number of applications in MOS-only continuous-time
filters [72], in switched-capacitor filters [73] [74] and in ⌃  Modulators [75].
7.3 MOS Capacitor Characteristics
The implementation of a double-poly linear capacitor in a mixed-mode CMOS IC re-
quires the addition of an extra poly layer. This, along with the fact that in such a
process the oxide is thick, results in an increased fabrication cost and area, and a large
parasitic capacitance. In contrast to that, the MOS capacitor, being a simple pMOS
transistor whose drain, source and bulk are shorted together, has a large capacitance
per unit area thanks to the thin oxide, and a decreased cost due to the simple fab-
rication process. The capacitance is nonlinearly dependent on the voltage across it.
Figure 7.1 shows the three operation regions for a MOS capacitor constructed using
the commercially available AMS 0.35-µm CMOS technology: accumulation (electrons
in the channel), depletion (no channel) and inversion (holes in the channel) [76]. The
capacitance in accumulation and inversion (Cmax) approximates the oxide capacitance
and equals Cox = ✏oxS/tox, where ✏ox is the permittivity of the oxide, S is the channel
area and tox is the thickness of the oxide, respectively [77].
The MOS capacitor can approximate a linear capacitor in an IC, if it is always biased in
the inversion or the accumulation regions. That means, according to Figure 7.1, that if
7.3. MOS Capacitor Characteristics 119
Cmax Cmax
Accumulation Depletion Inversion
−2 −1.5 −1 −0.5 0 0.5 1 1.5 2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
2.2
x 10
Vsg (V)
C
ap
ac
ita
nc
e 
(p
F)
VSVG
Figure 7.1: Inherent capacitance versus voltage di↵erence in the terminals of the MOS capaci-
tor. The operation regions are voltage dependent. The maximum capacitance (Cmax) is reached
only in the accumulation and inversion regions where enough carriers exist in the gate-oxide in-
terface. In the depletion region of operation it acts as a nonlinear capacitor since no channel is
formed. The electrical configuration of the MOS capacitor is also shown.
|Vsg| > 1V then the resulting capacitance will be equal to Cmax. Biased on this voltage
range the linear -and voltage independent- capacitance can only be altered through the
variation of the dimensions of the MOS capacitor, as displayed in Figure 7.2.
Based on Figure 7.2, which is specific to the aforementioned technology, an empirical
relationship that describes the dependence of Cmax on the transistor’s width (W) and
length (L) (with W and L in µm) can be formulated. Equation (7.1) presents this result.
Cmax =  7.536 · 10 16   1.94 · 10 10W + 1.702 · 10 10L+ 1.305 · 10 8W 2 (7.1)
+ 0.004469WL
Therefore, with the correct biasing, the MOS capacitor is possible to behave as a linear
capacitor. It can be assigned a value, in accordance to its chosen dimensions. Further-
more, since the MOS capacitor has a larger capacitance per unit area, thanks to its thin
oxide, it is possible to achieve desired capacitor values with an approximately 5.2-times
smaller area in comparison to a POLY-POLY capacitor. This down-scaling factor is
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Figure 7.2: Cmax versus dimensions (width, W and length, L) for a MOS capacitor biased in
the inversion region of operation.
specific to the AMS 0.35-µm CMOS technology.
7.4 One-Zero Gammatone Filter
The GTF is one of the most popular filters used for auditory processing, initially intro-
duced in [78]. The OZGF is obtained when all the spurious zeroes of the numerator of
the GTF are discarded apart from one, which can be placed anywhere on the real axis.
The resulting transfer function in the Laplace domain is presented in (7.2), where !o
is the natural frequency, N is the order of the filter and Q is the quality factor. The
mathematical framework and the electronic implementation of the OZGF are studied
extensively in [60] [65].
HOZGF (s) =
!2N 2o
(s2 + !oQ s+ !
2
o)
N 1 ·
!o(s+ !z)
s2 + !oQ s+ !
2
o
(7.2)
Based on (7.2), the OZGF can be realised by the formation of a cascade of (N   1)
lowpass (LP) biquadratic stages, followed by one lossy bandpass (BP) biquadratic stage
(two poles and one zero). The block diagrams of the cascade for a 2nd-order (N = 2)
and a 4th-order (N = 4) OZGF, that will be studied in this chapter, are displayed in
7.4. One-Zero Gammatone Filter 121
Figures 7.3 and 7.4, respectively.
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Figure 7.3: 2nd-order OZGF block diagram.
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Figure 7.4: 4th-order OZGF block diagram.
The geometric mean splitter (GMS), shown in Figures 7.3 and 7.4, was initially proposed
by Frey in 1994 [79]. It receives a bidirectional input in the form of the current IIN ,
which it splits into two unidirectional phases, IuIN and I
l
IN , each representing a half-wave
rectification of IIN , such that IIN = IuIN   I lIN . The transistor-level implementation
of the GMS is presented in [65]. IuIN and I
l
IN are input to the Class AB log-domain
biquad - comprised of two Class A log-domain filters - and are subtracted at its output,
such that IOUT = IuOUT   I lOUT . IuOUT and I lOUT correspond to the output currents of
the two Class A log-domain filters. This subtraction creates a linearly filtered version
of Iin. The transfer functions for the electrical implementation of the LP and the lossy
BP biquads of the OZGF [65] are summarised below:
ILPOUT
IIN
=
IuOUT2   I lOUT2
IuIN   I lIN
=
(Io/nCVT )2
s2 + Io/nCVTIo/IQ s+ (Io/nCVT )
2
(7.3)
I2P1ZOUT
IIN
=
IuOUT1   I lOUT2
IuIN   I lIN
=
( IonCVT )[s+
IZ
nCVT
]
s2 +
IQ
nCVT
s+  I
2
o
(nCVT )2
(7.4)
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where  = 1 + (IZ/IQ) and   = 1 + (IQIZ/I2o ). The quantities Io and IZ are DC
currents that control the natural frequency and the zero position respectively, since
!o = Io/nCVT and !Z = IZ/nCVT . Also, IZ = 0.1Io, introducing a low-frequency tail
at  20dB, as observed physiologically [80] [81]. IQ controls the quality factor via Q =
Io/IQ. C represents the capacitance, n the sub-threshold slope factor (approximately
equal to 1.3) and VT is the thermal voltage (25.6mV @ 300K) [65].
The electronic implementation of the OZGF employs MOS transistors that operate in
the weak inversion region of operation and are arranged in a Class AB log-domain topol-
ogy. The transformation process that deems the transfer function in (7.2) realisable as
a Class AB log-domain linear filter is presented in [82]. The resulting transfer functions
(7.3) and (7.4) are converted to an electronic circuit topology according to the Bernoulli
Cell Formalism (BCF) [25] [26]. A detailed, step-by-step realisation of the Class AB
log-domain biquad can be found in [65].
Table 7.1 displays all the sizing and biasing parameters used in the circuit implementa-
tion of both the 2nd-order and the 4th-order OZGFs. Based on this, all the log-domain
OZGFs that are studied in the following sections, are characterised by a natural fre-
quency of Fo = 4.78kHz and a zero frequency of FZ = 478Hz. In addition to that, the
capacitance of the MOS capacitor, according to (7.1), equals 20pF.
Table 7.1: Sizing and Biasing Parameters
Topology
GMS Log-domain Biquad
(W/L)PMOS 300µm/1.5µm
(W/L)NMOS 60µm/8µm
(W/L)MOSCap 118µm/38µm (equivalent capacitance of 20pF)
C 20pF
VDD 1.8V
Io 20nA
IQ 20nA, 6.7nA, 4nA (Q = 1, 3, 5 respectively)
IZ 2nA (IZ = 0.1Io)
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7.5 MOS-only and Reduced Order Log-domain OZGFs
This section investigates reduced area OZGFs. Initially, the performance of the 4th-
order OZGF response with double-poly capacitors is compared to the performance of
a OZGF with MOS capacitors and to the theoretical response of its transfer function.
Following that, the area of the OZGF is reduced further, by decreasing the order of the
filter to N = 2. The resulting performance is compared to the theoretical response. In
the final part of this section, the three aforementioned circuits are evaluated with respect
to performance parameters such as linearity, distortion, noise, power consumption and
area.
All circuits are simulated using the Cadence simulation platform. The theoretical trans-
fer functions of the OZGF are simulated using MATLAB c .
7.5.1 MOS-only 4th-order OZGF
In this section, two variations of the OZGF are analysed, where the capacitive element
for the one is a double-poly capacitor and for the other a MOS capacitor.
Figure 7.5 presents the small-signal frequency response of the two OZGFs along with
the simulated theoretical response of their transfer function in (7.2). They are all
characterised by the same natural frequency (Fo = 4.78kHz), which according to the
Q-factor assigned, produces di↵erent center frequencies (approximately equal to fCF ⇡
3.87kHz for Q = 1 [60]). For each of these three cases, three curves are depicted,
corresponding to values of Q of 1, 3 and 5. Initially, note the similarities between
the theoretical and the electrical responses. The low-frequency tail at  20dB and the
stopband attenuation are identical for all the curves. Also, the peaks in the passband
are of similar magnitude for low-Q values, however, they diverge slightly as Q increases.
This occurs due to the increased gain introduced in the biquads, which in this case are
forced to process larger currents, in spite of their operation in the WI regime.
Nevertheless, most importantly, as shown in Figure 7.5, the electrical responses corre-
sponding to the two OZGFs almost coincide. In the zoomed version of the Figure, it is
evident that their respective peaks di↵er by less than 0.06dB. This suggests that the
incorporation of a MOS capacitor in the OZGF design is indeed valid.
In order to reinforce this claim, a large signal, Periodic-AC (PAC) analysis is conducted
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and displayed in Figure 7.6. It discards the theoretical curves and focuses on the large-
signal (no linearisation of the electrical components) di↵erences of the two circuits for
Q = 1. The zoomed version of the Figure, shows a discrepancy of approximately 0.15dB,
which although larger than previously, it is still negligible.
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Figure 7.6: 4th-order log-domain OZGF Periodic-AC frequency responses. These large-signal
simulations confirm the negligible discrepancies observed in the small-signal AC responses.
Figure 7.4 displays the block structure of the 4th-order OZGF. Evidently, it employs
three Class AB log-domain LP biquads and one lossy BP biquad. Each of them contains
four capacitive elements, which results in every channel containing 16 capacitors. Refer
to [65] to verify the exact transistor-level topology. In combination to the fact that the
MOS capacitor is approximately 5.2-times smaller than the double-poly capacitor, the
MOS-only 4th-order OZGF topology results to an area reduction of 61.8% compared to
the original design.
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7.5.2 MOS-only 2nd-order OZGF
This section introduces the MOS-only 2nd-order log-domain OZGF, which further cuts
the area of the 4th-order OZGF down to half, by discarding two Class AB log-domain
LP biquads, as shown in Figure 7.3. The area reduction with respect to the initial
double-poly 4th-order OZGF, hence, now amounts to 80.9%.
Figure 7.7 displays the small-signal frequency response of the reduced order filter.
Firstly, observe that it retains the  20dB low-frequency tail. Furthermore, the stop-
band attenuation is identical for all the theoretical and the electrical responses and half
that of the 4th-order filters. The peaks of the responses are lower for the reduced order
filters, resulting in a decreased selectivity. Finally, the relative di↵erence of the peaks
between the theoretical and electrical responses increases with increasing values of Q,
as for the 4th-order filters.
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Figure 7.7: 2nd-order log-domain OZGF AC frequency responses.
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It is evident, from these preliminary frequency results, that there is a trade-o↵ between
the performance and the area of the OZGFs. As shown in the previous section, and
only with respect to the frequency response, the incorporation of the MOS capacitor
hardly alters the results. On the other hand, the order reduction of the OZGF, although
it substantially decreases the area, naturally, it imposes certain performance trade-o↵s
which are application specific.
7.5.3 Performance Evaluation
In this section, the three circuit topologies are compared with respect to their perfor-
mance characteristics, for a natural frequency of Fo = 4.78kHz and for Q = 1. This
corresponds to Io = 20nA and IQ = 20nA.
7.5.3.1 Total Harmonic Distortion (THD)
The linearity of the system is measured using a large signal Periodic Steady State (PSS)
analysis by providing a single tone at the frequency (Fo) and at a frequency equal top
2/2⇤Fo. For auditory filters the e↵ect of the THD is indistinguishable for up to 3%-5%
[83]. The chosen limit for this chapter is 4%. Figure 7.8 displays the THD values of the
three topologies against the modulation index (m) at the input. The modulation index
controls the amplitude of the signal input at the filter. Paths ’A-B-C’ and ’D-E-F’ show
the coincident THD responses of the 4th-order filters at
p
2/2 ⇤Fo and Fo, respectively.
Points ’C’ and ’F’ represent the points where the THD responses of the 4th-order filters
begin to diverge. This shows that, with respect to distortion, the MOS capacitor and
the double-poly capacitor are indistinguishable for low modulation indices (m < 10).
This is not true for high modulation indices, and it is verified by the fact that the 4%
limit is crossed at m = 100 for the MOS-only 4th-order OZGF and at m > 1000 for
the double-poly 4th-order OZGF. On the other hand, the MOS-only 2nd-order OZGF
responses di↵er slightly from the 4th-order filters for low modulation indices (m < 10),
however, as m increases they converge towards the MOS-only 4th-order OZGF. This
validates the fact that for large modulation indices the distortion of the MOS capacitor
becomes dominant, however not prohibitive.
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Figure 7.8: Simulated single tone THD of the three distinct OZGFs for Q = 1 and for two
passband frequencies.
7.5.3.2 Intermodulation Distortion (IMD)
The linearity of the filters is assessed further by studying the 3rd-order intermodulation
products (IMD3). Two tones, F1 and F2 are presented at the filters’ inputs, at a
spectral distance of ±2% from the center frequency. Subsequently, the power of the odd
intermodulation product at 2F2 F1 relative to the tone at F2 is calculated. Figure 7.9
displays the IMD3 products against the modulation index at the input. Similarly to the
THD analysis, observe that for low modulation indices (m < 10) the IMD3 response
of the MOS-only 4th-order OZGF almost coincides to that of the double-poly 4th-order
OZGF. For m > 10 they begin to diverge, due to the linearity properties of the MOS
capacitor. The IMD3 response of the MOS-only 2nd-order OZGF is approximately
⇡ 7dBc smaller than that of the MOS-only 4th-order OZGF at every modulation index
point. The same occurs when compared to the double-poly 4th-order OZGF, form < 10.
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As m increases, however, this di↵erence balances out. It is concluded that for m < 10,
IMD3 is dominated by the order of the filter and, hence, a low order filter can ensure
a better IMD3 response. Furthermore, for m > 10 both the order of the filter and
the type of capacitor a↵ect the response (almost equally). Indicatively, for m > 10
a double-poly 2nd-order OZGF (not presented in this paper) would produce the ideal
IMD3 response.
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Figure 7.9: Intermodulation Distortion: Two distinct tones (F1 and F2) at ±2% of the center
frequency are the input to the OZGFs and the 3rd-order IMD products (2F2 F1) are measured
at the output with reference to F2 and as a function of the input signal’s modulation index.
7.5.3.3 Quality factor dependent distortion
Figure 7.10 shows the THD-dependence of the filters against their quality factor. Ideally,
the increase of the quality factor would not deteriorate the distortion performance of the
filter. However, in the electrical topology, a larger Q-factor results in a larger gain for
the LP biquads, which inevitably increases the distortion. Although none of the circuits
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is greatly a↵ected by the Q-factor’s increase, the one that produces less distortion is
the MOS-only 2nd-order OZGF by only 0.5% (from Q = 1 to Q = 5). On the other
hand, the one most a↵ected, which in addition surpasses the 1% level, is the MOS-only
4th-order OZGF by 1.1% (from Q = 1 to Q = 5).
Q-factor
TH
D
 (%
)
2.521.51 4.543.53 5
0.8
0.6
0.4
0.2
1.6
1.4
1.2
1
N=4 poly-poly
N=4 MOS Cap.
N=2 MOS Cap.
Figure 7.10: THD against the Q-factor for the three OZGFs.
Further performance parameters are summarised in Table 7.2. Observe that the incor-
poration of a MOS capacitor to the 4th-order OZGF does not add noise to the system. It
also retains the same signal-to-noise (SNR) ratio and power consumption at the expense
of 9dB of input dynamic range. However, as mentioned previously, it reduces the size of
the filter by 61.8%. On the other hand, the reduction of the filter’s order to 2, reduces
the noise of the system by 32.1%, the area by 50% (resulting to an overall reduction of
80.9%) and the power consumption by 46.5%. The DR is retained whilst the SNR is
slightly increased.
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7.6 Sinh-domain MOS-only 4th-order OZGF
An alternative method for significant area reduction is the creation of a sinh-domain
OZGF. The motivation stems from the fact that each sinh-domain biquad requires half
the amount of capacitors compared to a log-domain biquad.
The proposed synthesis method for sinh integrators has been formulated by Tsividis in
[31] and [84]. The particular CMOS sinh biquad, transistor-level topology is reported
in [85] and the sizing and biasing parameters in [85] and [86], respectively.
The Single-Input, Single-Output state-space formulation of the BP biquad is converted
to a Multiple-Input, Single-Output system, shown in (7.5), where the added input (u2)
represents the zero position.
     x˙1x˙2
      =
      !o/Q  !o!o 0
     
     x1x2
     +
     !o 00  !o
     
     u1u2
     
y =
   1 0         x1x2
     
(7.5)
In this state-space representation, a sinh LP biquad can be implemented when u1 = 0,
a sinh BP biquad when u2 = 0 and a sinh two-pole, one-zero BP biquad with a low
frequency tail at  20dB when u2 = 0.1u1. In terms of the transistor-level implementa-
tion, the zero can be easily realised by means of a simple current mirror with a gain of
0.1.
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The resulting sinh-domain OZGF has a diverse and, at the same time, variable struc-
ture. Every biquad contains two sinh transconductors (each containing an E-cell) and
two dividers connected on each capacitor [87]. These blocks have been shown to control
the bandwidth and the pole frequency of the filter topology, since they are very sensi-
tive to W/L modifications [86]. Furthemore, every sinh biquad has a complex biasing
apparatus, a fact that allows for further control on the filter’s specifications. This is
accomplished, however, at the expense of power consumption. The sinh-domain OZGF
is thus a very adaptive filter that can by mere W/L modifications approximate the
theoretical response of the OZGF.
The performance parameters of a sinh-domain MOS-only 4th-order OZGF are sum-
marised in Table 7.2. The area of the filter covers only a fraction (57.6%) of its MOS-
only 4th-order log-domain counterpart and, although it is of order four, it is even smaller
than the MOS-only 2nd-order OZGF by 15.2%. Nevertheless, despite its decisive area
reduction, the sinh-domain OZGF has 4.3 times larger power consumption, which is the
trade-o↵ for the complicated but essential biasing apparatus. Furthermore, the noise
floor is 2.8 times larger than its log-domain counterpart whilst the DR and the SNR
have decreased within reasonable bounds.
7.7 Conclusion
This chapter has presented three di↵erent methods that reduce the area of the ultra-
low-power, CMOS VLSI implementation of the auditory filter model called OZGF. The
significant area requirement arises due to the pseudodi↵erential structure of the log-
domain filters (two capacitors to realise a single pole) along with the associated low
frequency designs (large required capacitance) and the increased size of the double-poly
capacitors.
The MOS-only designs incorporate MOS capacitors instead of double-poly capacitors,
a fact that simplifies the fabrication process, reduces its cost and, due to the thinner
oxide, realises the same capacitance in a smaller area. The biasing conditions for which
it performs as a linear capacitor as well as the dependence of its inherent capacitance
on its dimensions are described. It is concluded that MOS-only designs do not increase
the noise of the system and are able to achieve the same power consumption and SNR
without severely compromising the DR. Their frequency performance is unaltered, in
terms of peak gain, stopband attenuation and low-frequency tail. Furthermore, their
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inherent distortion increases with increasing modulation index values (m > 10) and
Q-factor values (Q > 3). These designs are able to decrease the capacitor size of the
filter by 5.19 times1. In terms of the MOS-only 4th-order log-domain OZGF, the area
is decreased by 61.8%.
The order reduction of the OZGF from four to two is achieved by discarding two LP
biquads. The resulting 2nd-order log-domain design, in terms of the frequency response,
has a decreased selectivity of the wanted frequencies (smaller peak gain) and poorer
rejection of the unwanted ones (reduced attenuation in the stopband), as predicted by
the theoretical results. Nevertheless, its performance parameters, in terms of the power
consumption, the noise floor and the SNR are improved. Its THD is low, similarly to
all OZGFs, and at high modulation indices it approximates the THD of the MOS-only
4th-order log-domain design. The IMD3 is significantly improved for low modulation
indices (m < 10) compared to the 4th-order designs, since it was concluded that the
filter’s order is the dominant factor a↵ecting it. Finally, the THD of the 2nd-order design
is relatively independent to Q-factor variations when compared to the other designs. The
reduction of the filter’s order to two cuts the area down to 50%. The 2nd-order design
shown in this paper combines the two aforementioned techniques, resulting in an area
reduction of 80.9%
The third technique replaces the log-domain methodology with a sinh-domain method-
ology for the construction of the OZGF. This replacement e↵ectively tackles the area
barrier caused due to the pseudodi↵erential structure of the log-domain filters, where
two capacitors are required for the realisation of a single pole. The capacitor area is cut
in half, whereas the order of the filter is maintained intact. The sinh-domain designs
are very adjustable since by mere W/L modifications they can control their bandwidth
and the pole frequency. Their performance is slightly degraded compared to the other
OZGFs, especially in terms of noise and power consumption, however they are func-
tional. It is noteworthy that the sinh-domain MOS-only 4th-order OZGF, which once
more represents the combination of two techniques, has not only decreased the size of its
log-domain MOS-only counterpart by 57.6%, but also that of the log-domain MOS-only
2nd-order OZGF by 15.2%.
Finally, it is worth noting that the combination of all three methods is capable to
remarkably reduce the area of the initial log-domain double-poly 4th-order OZGF by
91.9%. However, initial results show that exhaustive optimisation is required in order
1This is specific to the commercially available AMS 0.35-µm CMOS technology.
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to approach the performance of the other OZGFs.
The need for area reduction of the OZGFs has been documented in other works [60]
[65] [85] [86] and this paper documents three novel circuit-level solutions. Every e↵ort is
characterised by its associated performance versus size trade-o↵s. Indicatively, Table 7.3
provides a qualitative figure of merit that summarises the combination of specifications
that lead to the selection of each OZGF. The selected specifications concern the cost
of the circuit, in terms of the area it covers, the power consumption, its performance,
in terms of frequency performance, distortion, noise, tuning and, finally, its biomimetic
abilities. As an example, both the sinh topology and the 2nd-order log topology have a
low cost but if, in conjunction, the power consumption needs to be kept at a minimum,
then the log topology should be selected. Nevertheless, the appropriate design selection
depends on the specifications of the application, its associated figure of merit and, more
importantly, on the informed judgement of the designer.
The essence of the proposed analysis is greatly in line with the current state-of-the-
art advancements in cochlear implants. Following the consolidation of the log-domain
OZGF in the literature [88], and its further verification through phychophysical experi-
ments [63], this chapter proposes e cient area and cost reduction methods, while at the
same time preserving the model’s bio-mimicry. This concludes the Theory-Verification-
Optimisation loop for the OZGF.
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Chapter 8
EKV-Based Performance
Optimisation and Design Rules of
Customary Static Translinear
Topologies
8.1 Introduction
This chapter aims to provide qualitative and quantitative answers to questions related
to the impact of transistor-level design parameters upon the performance and accu-
racy of static and dynamic TL circuits in subthreshold CMOS. A methodical, step-by-
step, symbolic analysis, exploiting a simplified EKV-based approximation is performed
upon customary static TL topologies, including the four MOST multiplier/divider, the
squarer circuit and the alternating formation of a six MOST multiplier/divider. The
logarithmic integrator is treated as a typical dynamic TL analysis example. The pro-
duced EKV-based symbolic analysis results are compared against the ideally expected
The material in this Chapter has been accepted for publication in the Microelectronics Journal.
Parts of Sections 8.3 to 8.5 have already been presented in [2] and are presented here again for the sake
of completeness. Many sections have been referenced appropriately to avoid self-plagiarism.
137
8.2. Background 138
behaviours and Spectre R  - BSIM3V3 model - simulations. The satisfying agreement
between the proposed EKV-based model and Spectre simulator allowed us to proceed
further and investigate the conditions under which optimal behaviour is achieved. Op-
timisation techniques, based on MOSTs’ geometrical parameters combinations, resulted
in the articulation of practical design rules.
8.2 Background
In 1975, Gilbert introduced and articulated the Translinear Principle (TLP) in [89],
which was originally formulated to be applied on circuits comprised solely of bipolar
junction transistors (BJTs). Remarkably, early monolithic TL BJT implementations of
analogue multipliers were available since the late 60’s [90, 91]. However, the vast increase
in commercial demand for VLSI and ULSI systems has resulted in the domination
of MOSTs over BJTs, since the former demonstrate lower power-demand properties,
in conjunction with smaller device area and an ever decreasing production cost per
transistor.
In biomedical applications for example, where, in general, portability, wearability and
implantability is sought after, analogue electronics need to consume as little power as
possible, occupy minute chip area and operate with su cient, for the specific applica-
tion, accuracy. Therefore, for such applications, MOST weak-inversion (WI) operation
is one of the preferred basic options. Within WI region, MOSTs exhibit their low power
properties, are characterised by the maximisation of the gm/ID ratio (tranconductance
generation factor) and also comply with the TLP. The usefulness of subthreshold opera-
tion has been repeatedly illustrated in numerous publications in the literature. Recent,
indicative, low-power biomedical examples include nonlinear cellular/molecular dynam-
ics computation circuits [17, 21, 23, 30, 92] and linear, high-dynamic range, filtering
topologies [60, 65, 88, 93–98]. The TLP is always one of the necessary, basic tools
required for the mathematical description and subsequent implementation of such cir-
cuit topologies, thanks to the flexibility that it provides when it comes to the real-time
realisation of linear or nonlinear mathematical operations [99].
A detailed analysis on subthreshold MOST-comprised TL circuits has been performed
by Andreou and Boahen in [100], showing experimental data from topologies exploiting
the logarithmic current-voltage relation of MOS devices operating in WI. Seevinck and
Wiegerink have proposed conditional generalisations of the TLP, which include MOSTs
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operating in strong inversion [101]. Recently Minch, inspired by Lopez-Martinez et al.
[102] and based on the originally proposed TLP and a simplified version of the EKV
model [103, 104], succeeded in tailoring the TL formalism and confirming its validity
for all regions of MOS operation through chip measurements [105].
Commonly, the initial basic stages of the synthesis of a subthreshold TL circuit aimed at
realising a specific operation are dictated by the ideal TLP relation stemming from the,
ideally, exponential relation between drain current and gate-source voltage di↵erence
(assuming VBS = 0). The latter stages of the design process usually call for extended
simulations, which lead to the empirical optimisation of the circuit. In practice, sub-
threshold MOST TL circuits are often required to operate in such a manner that the
instantaneous magnitudes of two (or more) transistor currents involved in the opera-
tion of the TL loop may vary considerably (by one order of magnitude or more, e.g.
[65]), which suggests that for given device aspect ratios, certain devices may instanta-
neously migrate from the weak to the moderate inversion region, when asked to process
very large, for their size, currents. This, in turn, means that the ideal expression for
the TLP (the well-known pristine equality of transistor currents) is violated, at least
instantaneously, since certain of the loop transistors momentarily fail to comply with
the exponential law, in accordance with interpolating “all regions of operation” models
treated in detail in [67, 105, 106]. Interesting measured and simulated examples of how
large currents processed by WI MOST TL circuits a↵ect operation and performance
can be found in [87, 97].
With the above borne in mind, certain questions arise naturally: How is the operation
and performance of a given WI TL circuit (whose topology is synthesised in compliance
with the ideal TLP relation) a↵ected for di↵erent device sizes and current magnitude
levels, when deviations from the ideal exponential device relation are taken into consid-
eration? Based on the results of such a detailed transistor-level analysis, how can the
accuracy of the operation of such a circuit be optimised and how can its deviation from
the ideal operation be mitigated? This chapter aims at providing such a MOST-level
detailed analysis, shedding light on the associated technical trade-o↵s and proposing
practical design rules for the optimal configuration of TL circuits.
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8.3 MOS Transistor Models
A physical device can be termed “TransLinear” if the current through the device and its
transconductance exhibit a linear relation. In other words, a two, three or four terminal
device, whose current density is an exponential function of its control voltage, can be
defined as a TL element [99]. In the case of a MOST, the control voltage that produces
the drain current is the potential di↵erence between the channel surface  S and the
source or drain terminal. The drain current of a MOST in WI is a function of these two
factors:
ID =
W
L
IDOexp
 
 S   VSB
VT
! 
1  exp
   VDS
VT
!!
(8.1)
where  S is a function of the bulk and gate voltage of the device ( S = F (VG, VB)), VT
is the thermal voltage (⇡ 26mV at 300K) and [W/L] denotes the aspect ratio of a MOS
device [100]. The drain current of a MOST can be also approximated by semi-empirical
expressions that provide more than acceptable results [105]. Such a typical expression
valid for all regions of inversion is the EKV interpolation model [67, 106, 107] defined
below:
ID =
W
L
µCox(2n)V
2
T
⇢h
ln
⇣
1 + e(VP VSB)/(2VT )
⌘i2 
 
h
ln
⇣
1 + e(VP VDB)/(2VT )
⌘i2 
, (8.2)
with µ, Cox and n denoting the e↵ective surface mobility, total oxide intrinsic capac-
itance and the slope factor (1/k), respectively. The quantity VP defines the MOST’s
pinch-o↵ voltage [67]. From (8.1) and (8.2), two current-voltage expressions can be
derived that will help us analyse the following static and dynamic TL circuits. For all
types of circuits treated in the chapter, it has been assumed that the devices used are
NMOS transistors, in deep saturation, i.e. VDS   4VT . A similar analysis holds for
PMOS devices.
8.3.1 Ideal Equations Approach
Based on the capacitor divider model, the surface potential  S of a MOST can be
described by the relation:  S = (CoxVGB)/(Cox + Cdep) = kVGB, where Cdep is the
depletion layer capacitance between the surface and its substrate [100]. Since deep-
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saturation operation has been assumed, the dependence on the drain potential can be
ignored, thus, (8.1) can be re-written as:
ID =
W
L
IDOexp
✓
VGS   VTH
nVT
◆
exp
✓
(n  1)VBS
nVT
◆
, (8.3)
with IDO = µCox(2n)V
2
T ⇡ 260nA for an NMOS in AMS 0.35µm technology [106–108].
From (8.3), two expressions for the drain current of a MOST and consequently for its
control voltage VGS can be derived, depending on the potential of the bulk terminal of
the device with respect to the source terminal. Both expressions are shown below:
When VB = 0 :
VGSj = VTH + (n  1)VSj + nVT ln
h
IDj/(IDO [W/L]j)
i
(8.4)
When VBS = 0 :
VGSj = VTH + nVT ln
h
IDj/(IDO [W/L]j)
i
, (8.5)
with j indicating the transistor index inside the TL loop.
8.3.2 EKV-Model-Based Approach
The deep saturation MOST operation assumption been made, allows us to safely ignore
the second exponential term of (8.2) [105–107]. Moreover, for design purposes, from
[67, 106, 107], the voltage VP can be approximated by VP ⇡ (VGB   VTH)/n, therefore,
relation (8.2) can be re-expressed as:
ID = IDO
W
L
⇢h
ln
⇣
1 + e(VGB VTH nVSB)/(2nVT )
⌘i2 
. (8.6)
As in the ideal case, depending on the voltage relation between the source and bulk
terminals, two di↵erent expressions can be derived for the control voltage VGS . When
VB = 0 we can re-write (8.6) as:
ln
⇣
1 + e(VG VTH nVS)/(2nVT )
⌘
=
vuut ID
IDO
⇥
W
L
⇤. (8.7)
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By exponentiating both sides of (8.7), yields:
e(VG VTH nVS)/(2nVT ) = e
vuut ID
IDO
⇥
W
L
⇤
  1. (8.8)
Taking the natural logarithm of both sides of (8.8) gives:
VGS = VTH + (n  1)VS + 2nVT ln(eX   1), (8.9)
where X =
p
ID/(IDO [W/L]). Clearly, the dimensionless quantity X is the square root
of the inversion coe cient (IC), which defines the region of operation for a MOST (
When in WI, IC ⌧ 1; When in MI, IC ⇡ 1; When in SI, IC   1) [67]. Moreover, the
exponential term of (8.9) can be expanded in a Mclaurin series:
eX   1 = X
1!
+
X2
2!
+
X3
3!
+ ...+
Xn
n!
(8.10)
and bearing in mind that in WI (even close to MI), the IC is  1, it is safe to approx-
imate eX   1 with the first two terms of the series, i.e. X +X2/2 = X(1 +X/2) and
transform (8.9) into:
VGS = VTH + (n  1)VS + 2nVT ln(X) + 2nVT ln(1 +X/2).
Furthermore, based on the previous assumption regarding the range of X, the term
(1 +X/2)2 ⇡ (1 +X) and the VGS relation finally becomes:
When VB = 0 :
VGSj = VTH + (n  1)VSj + nVT ln(X2j ) + nVT ln(1 +Xj) (8.11)
When VBS = 0 :
VGSj = VTH + nVT ln(X
2
j ) + nVT ln(1 +Xj). (8.12)
8.4 Ideal-based vs EKV-based Analysis Of Translinear Cir-
cuits
In this section indicative generic, often used static and dynamic TL blocks will be
analysed mathematically, using both the ideal and the EKV-based expressions for VGS ,
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derived in Section 8.3. More specifically, relations (8.5) and (8.12) will be exploited,
since for the presented circuits the assumption that VBS = 0 has been made. The
selected circuits realise both linear and nonlinear relations between their input and
output currents. Applying KVL along them, we derive and compare their input/output
current relations, generated by both approaches (ideal and EKV-based) and detail their
di↵erences. Finally, the aspect ratio parameter [W/L] is substituted for the parameter
↵, for reasons of compactness; thus, [W/L]j=↵j .
8.4.1 Static Translinear Circuits (STL Circuits)
8.4.1.1 A 4 MOS Multiplier/Divider TL Circuit
We start our analysis by studying a classic, generic STL block, the one-quadrant,
stacked-formation multiplier/divider circuit shown in Figure 8.1. By applying KVL
along the closed loop formed by the M1 M4 devices: VGS1 +VGS2 = VGS3 +VGS4 . Ex-
ploiting (8.5) and (8.12) and setting I1 = IIN , I3 =M , I4 = IOUT , Xj =
p
Ij/(IDO↵j)
(j = 1, .., 4) and the ratio I2/I3 =   (consequently I2 =  M), a set of ideal and EKV-
based expressions (8.13) and (8.14) is derived and tabulated in Table 8.1. When equal-
sized devices and the ideal case is considered, then confirm from (8.13) that IOUT =  IIN
and   represents the circuit’s gain or attenuation, depending on whether     1 or   < 1,
respectively. Observe that the incorporation of the more complicated EKV model, leads
to the introduction of additional terms (the 2nd and 3rd terms in (8.14)). These terms
exhibit dependences on the (3/2) power of IIN , IOUT ,   and ↵j (j = 1, .., 4). For given
↵j ,   and M values, relation (8.14) expresses IOUT with respect to IIN in a perplexed
form F (IIN , IOUT ) = 0, while the quantity
p
IOUT exhibits a cubic relation upon IIN ,
↵j (j = 1, .., 4).
8.4.1.2 Squarer TL Circuit
The nonlinear squarer block is shown in Figure 8.2. This block has been frequently
used for the implementation of the square of an input current over a scaling current,
expressed as IO in this case. With the help of (8.5) and (8.12) and by setting the drain
current of M1 and M2 as IIN , the drain current of M4 as IOUT and Xj =
p
Ij/(IDO↵j),
j = 1, .., 4, a pair of ideal and EKV-based equations can be derived. From the ideal
relation (8.15), IOUT = I2IN/IO, when all four devices have the same aspect ratio. The
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( )1 INI I
DDV
2I (λM) 3I (M)
M1
M2 M3
M4
1GS
V
2GS
V
3GS
V
4GS
V
( )4 OUTI I
Figure 8.1: An one-quadrant, 4-NMOS multiplier/divider TL circuit. The bulk terminals of
the NMOS devices are connected to the source, thus VBS = 0. The dashed green line defines
the closed TL loop, where KVL can be applied along [2].
EKV-based relation (8.16) reveals that the cubic relation with respect to
p
IOUT (when
the values of the remaining quantities are known) now has a term which exhibits a
dependence upon the (5/2) power of IIN , whereas in (8.14), dependences only up to the
(3/2) power of IIN are present.
INI
OI
M1
M2 M3
M4
1GS
V
2GS
V
3GS
V
4GS
V
DDV
OUTI
Figure 8.2: The 4-NMOS squarer TL circuit. The bulk terminals of the NMOS devices are
connected to the source. The dashed green line defines the closed loop, where KVL can be
applied along [2].
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8.4.1.3 A 6 MOS Multiplier/Divider TL Circuit
It would be interesting to explore the properties of a circuit useful for the implementation
of high powers of currents [109]. The circuit illustrated in Figure 8.3 is comprised of
three di↵erent stages, however, it can also be comprised of more than five stages [109].
The alternating loop formation is usually preferred, due to its low-power consumption
property.
IIN
M1 M2 M3 M4 M5 M6
IIN+IO
IIN IIN
IIN+IO
2GS
V
3GS
V 4GSV 5GSV1GSV 6GSV
DDV
IOUT
Figure 8.3: An alternating formation STL block implementing the third power of an input
current. The dashed green line defines the closed loop, where KVL can be applied along [2].
Similarly to the previous cases, (8.5) and (8.12) (again Xj =
p
Ij/(IDO↵j), j = 1, .., 6)
are used to produce the equations for the input and output currents of this block,
presented in full, symbolic form in Table 8.1. The index of each drain current is depicted
in Figure 8.3. The ideal relation (8.17) realises the cubic power of IIN , when the Mj
(j = 1, .., 6) devices have the same aspect ratio: IOUT = I3IN/I
2
O. The EKV-based
relation (8.18) reveals that the cubic relation with respect to
p
IOUT (when the values
of the remaining quantities are known) has a term ⇠ I7/2IN .
8.4.2 Dynamic Translinear Circuits (DTL Circuits)
Linear filtering is the main application for DTL topologies. Treating the typical, class-
A Log-domain lossy integrator as the fundamental representative of ELIN [31] DTL
circuits, a detailed analysis has been conducted using both the ideal and the EKV-
based approach, producing symbolic expressions for key currents and voltages, based
on an indicative sinusoidal input signal.
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icapCId
M1 M2 M3 M4
Loop 1 Loop 2
VCap
DDV
IOUTIO
IO
IN DCI =Asin(ωt)+I 2DI
Figure 8.4: A 1st order, low-pass, Log-domain filter. The dashed lines illustrate the two voltage
loops, where KVL can be applied along [2].
8.4.2.1 1st Order Low-Pass Log-Domain Filter
Figure 8.4 illustrates a typical 4 MOST, Log-domain , lossy integrator. Applying KVL
along the 2 loops shown using (8.5) and solving appropriately the resulting di↵erential
and algebraic equations, ideal expressions for the output and capacitor currents and
for the capacitor voltage VCap can be produced as summarised in the dimensionally
consistent Table 8.2. The transient terms have been omitted in the expression of IOUT ,
ID2 and ı˙Cap for simplicity.
Referring to Table 8.2, it is clear that the consideration of the ideal relation (8.5)
confirms that the output current IOUT is a perfectly scaled and shifted version of the
input sinusoid Asin(!t) signal (linear filtering). Such a relation, however, cannot be
used for the study of the dependence of the output current’s linearity levels upon,
for example, device sizes or process parameters, although such dependences have been
verified through measurements and simulations. The issue can be tackled by exploiting
(8.12) instead of (8.5) for the circuit’s analysis. Considering KVL along the loops 1 and
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2 of Figure 8.4 and using (8.12) leads to the following current expressions:
I1/2DO IIN
↵1
+
I3/2IN
↵3/21
I1/2DO ID2
↵2
+
I3/2D2
↵3/22
= e
V EKVCap
nVT
| {z }
1
2z }| {
=
I1/2DO IOUT
↵4
+
I3/2OUT
↵3/24
I1/2DO IO
↵3
+
I3/2O
↵3/23
, (8.19)
where V EKVCap is defining the capacitor voltage, when (8.12) is used for the circuital
analysis. Re-grouping 1 helps us view the LHS of (8.19) as:
e
V IdealCap
nVTz }| {
IIN↵2
ID2↵1
0@1 +
s
IIN
IDO↵1
1A
0@1 +
s
ID2
IDO↵2
1A = e
V EKVCap
nVT . (8.20)
Assuming that the filter operates well-inside WI, then we can reasonably accept that
the behaviour of its currents will be governed by the exponential behaviour of (8.3).
Therefore, the factor (IIN↵2)/(ID2↵1) on the left of (8.20) can be substituted for
exp(VCap/nVT ), where VCap is the “ideal” capacitor voltage, shown in Table 8.2. This
valid substitution, allows us to express the EKV-based VCap in (8.20), as a function of
a known, already computed expression. Both capacitor expressions tend to match each
other, when X is much smaller than unity and are producing almost identical results re-
garding the DC levels of the currents ID2 and IOUT (since the factors
 
1 +
p
Ij/(IDO↵j)
 
are quite small).
Based on (8.20), equality 2 in (8.19) can be used for the EKV-based symbolic ex-
pressions for the output current, the capacitor current and the capacitor voltage, all
summarised in Table 8.3. In contrast to the ideal relations of Table 8.2: a) Both process
parameters (IDO) and device sizes a↵ect the EKV-based relations of Table 8.3 and, b)
the relation between IEKVOUT and IIN does not correspond to a linear filter. The relations
of Table 8.3 are exploited in Section 8.5 for the study of the dependence of the output
current linearity levels upon certain transistor-level design parameters.
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Table 8.2: Full, symbolic expressions for the ideal values of IOUT , ı˙Cap & VCap of the Log-
domain filter of Figure 8.4.
Ideal Expression of IOUT
IIdealOUT = IO
↵2↵4
↵1↵3
⌅
⇥
Ideal Expression of ı˙Cap
IIdealD2 = ı˙
Ideal
Cap + Id =
Asin(!t) + IDC
⌅/⇥
Ideal Expression of VCap
V IdealCap = nVT ln
 
↵2
↵1
⌅
⇥
!
Where:
• ⌅ =
!2dAsin(!t)  !!d(Acos(!t)) + !2IDC + !2dIDC
• ⇥ = Id(!2 + !2d)
with: ! = 2⇡f and !d = Id/(nCVT )
8.5 Mathematical Calculation and Cadence Simulation Re-
sults
In this section, simulated results sourcing from mathematical calculations using the an-
alytic, symbolic formulas shown in Section 8.4 and Cadence simulations (AMS 0.35 µm
- MM / 2P4M c35b4 CMOS technology) are presented. The selected simulation values
ensure that the basic assumption made in Section 8.3 regarding the range of quantity X
remains valid. The obtained results, aim at evaluating how close the symbolic expres-
sions of Table 8.1 are to the BSIM3V3-based results provided by Spectre R . Finally, 3D
graphs reporting the deviation between the ideal expressions of Table 8.1 and the EKV-
based ones in a more qualitative manner are also illustrated. The percentage deviation
illustrated in the 3D graphs corresponds to the quantities (IIdealOUT   IEKVOUT )/IIdealOUT and
(ICad.OUT   IEKVOUT )/ICad.OUT , which are referred to in Figure 8.5, Figure 8.6 and Figure 8.7 as
“Ideal Eq. - EKV Eq. surface” and “Cadence - EKV Eq. surface”, respectively.
8.5. Mathematical Calculation and Cadence Simulation Results 150
Table 8.3: Full, symbolic expressions for the EKV-based values of IOUT , ı˙Cap & VCap of the
Log-domain filter of Figure 8.4.
Process-Parameter-Dependent Expression of IOUT
IEKVOUT
↵4
✓
1 +
q
IEKVOUT /(IDO↵4)
◆
=
IO
↵3
⇣
1 +
p
IO/(IDO↵3)
⌘
e
V EKVCap
nVT
Process-Parameter-Dependent Expression of ı˙Cap
IEKVD2
↵2
⇣
1 +
q
IEKVD2 /(IDO↵2)
⌘
=
IIN
⇣
1 +
p
IIN/(IDO↵1)
⌘
↵1
e
  V EKVCap
nVT , with IEKVD2 =
ı˙EKVCap + Id
Process-Parameter-Dependent Expression of VCap
V EKVCap =
V IdealCap + ln
"
1 +
p
IIN/(IDO↵1)
1 +
p
(IIN/(IDO↵1))
p
e V
Ideal
Cap /nVT
#
8.5.1 4 MOS Multiplier/Divider TL Circuit
Two indicative cases will be examined for this circuit. In both of them the aspect
ratios of all devices are kept the same and equal to the randomly picked value 7. The
remaining electrical parameters for both cases are summarised in Table 8.4. Simulation
results for the first case are shown in Figure 8.5a and Figure 8.5b, while for the second
one are shown in Figure 8.5c and Figure 8.5d. From Figure 8.5a and Figure 8.5c one
can observe that the EKV-based approach is very close to Cadence’s simulated results,
verifying the validity of the analysis. The 3D graphs, on the other hand, demonstrate
interesting, seemingly counter-intuitive results. Although in both cases, the product of
IIN and   is the same at every point of the surfaces, the deviation between the models
is di↵erent. In the first case, the range of the IIN and I2 current is the same (10nA-
100nA), while in the second one the range of the current I2 is always 100 times bigger.
Re-expressing (8.14) in the form:
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IOUT =  
↵3↵4
↵1↵2
IIN| {z }
Ideal Output
1 +
p
IC2 +
p
ICIN
1 +
p
IC3 +
p
ICOUT
, (8.21)
where ICj = Ij/(↵jIDO) is the inversion coe cient of transistor Mj (see Figure 8.1).
Observe from Figure 8.5b and Figure 8.5d that for given ↵j value, when the gain   value
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Cadence:
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λ=50
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λ=80
λ=90
λ=100
(a) 2D behaviour of IOUT based on the EKV-
model mathematical simulations and Cadence
simulations for parameters of case 1.
(b) 3D representation of the deviation of IOUT
between the two di↵erent mathematical models
and Cadence simulations for parameters of case
1.
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Cadence:
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(c) 2D behaviour of IOUT based on the EKV-
model mathematical simulations and Cadence
simulations for parameters of case 2.
(d) 3D representation of the deviation of IOUT
between the two di↵erent mathematical models
and Cadence simulations for parameters of case
2.
Figure 8.5: Two dimensional graphs of IOUT current for the EKV-based model and Cadence
simulations for both cases shown in Table 8.4 for the 4 MOS STL shown in Figure 8.1, accom-
panied by three dimensional representations of their in between percentile deviations [2].
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Table 8.4: Electrical parameters for the 4 MOS STL shown in Figure 8.1.
Case IIN [nA] I2/I3( ) I3(=M) [nA]
1 10-100 1-10 10
2 1-10 10-100 10
ranges between 10 and 20 and IIN ranges between 10 and 20nA, then the deviation from
ideality is minimised (almost nullified) with the agreement between Cadence and EKV
results also being very good (deviation ⇠ 2  3%).
8.5.2 Squarer TL Circuit
For this circuit, two indicative cases will be examined again. In the first case the aspect
ratio of devices M1 and M4 is the same and 10 times bigger than the aspect ratio of the
devicesM2 andM3, while in the second case, all devices have the same aspect ratio. The
rest of the electrical parameters for both cases are listed in Table 8.5. Simulation results
for the first case are shown in Figure 8.6a and Figure 8.6b, while for the second one in
Figure 8.6c and Figure 8.6d. Once again, the 2D graphs confirm that the EKV-based
results shadow the Cadence results. The 3D graphs show that although in case 1 the
circuit has two devices (M2 and M3) that are 10 times smaller than the other two (M1
andM4), deviations between the EKV model (and consequently Cadence) and the ideal
model are smaller throughout the whole simulation range, compared to the deviations
observed when all devices occupy the same area. Re-expressing (8.16) in the form:
IOUT =
↵3↵4
↵1↵2
I2IN
IO| {z }
Ideal Output
1 +
p
↵1 +
p
↵2p
↵1↵2
s
IIN
IDO
1 +
s
IO
↵3IDO
+
s
IOUT
↵4IDO
(8.22)
and considering that for the first case ↵2,3 = 0.1↵1,4 = 0.1↵, while for the second case
↵1,2,34 = ↵, yields:
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ICase 1OUT =
Ideal Outputz}|{
I2IN
IO
1 + (4.2)
s
IIN
↵IDO
1 +
s
IO
0.1↵IDO
+
s
IOUT
↵IDO
(8.23)
IIN 5nA
IIN 8.11nA
IIN 11.22nA
IIN 14.33nA
IIN 17.44 nA
IIN 20.56nA
IIN 23.67 nA
IIN 26.78nA
IIN 29.89nA
IIN 33nA
EKV Model :
Cadence :
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IOUT (nA)
[W/L]
(a) 2D behaviour of IOUT based on the EKV-
model mathematical simulations and Cadence
simulations for case 1 parameters. The aspect ra-
tios of the devices are set as: ↵2,3 = 0.1 ↵1,4(=
[W/L]).
(b) 3D representation of the deviation of IOUT
between the two di↵erent mathematical models
and Cadence simulations for case 1 parameters.
The aspect ratios of the devices are set as: ↵2,3 =
0.1 ↵1,4(= [W/L]).
IIN 5nA
IIN 8.11nA
IIN 11.22nA
IIN 14.33nA
IIN 17.44 nA
IIN 20.56nA
IIN 23.67 nA
IIN 26.78nA
IIN 29.89nA
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(c) 2D behaviour of IOUT based on the EKV-
model mathematical simulations and Cadence
simulations for case 2 parameters. The aspect ra-
tios of the devices are set as: ↵1,2,3,4 = [W/L].
(d) 3D representation of the deviation of IOUT be-
tween the two di↵erent mathematical models and
Cadence simulations for case 2 parameters. The
aspect ratios of the devices are set as: ↵1,2,3,4 =
[W/L].
Figure 8.6: Two dimensional graphs of IOUT current for EKV-based model and Cadence simu-
lations for both cases shown in Table 8.5 for the squarer STL shown in Figure 8.2, accompanied
by three dimensional representations of their in between percentile deviations [2].
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ICase 2OUT =
Ideal Outputz}|{
I2IN
IO
1 + (2)
s
IIN
↵IDO
1 +
s
IO
↵IDO
+
s
IOUT
↵IDO
. (8.24)
Observe that, interestingly, the first case of unequal device sizes results in the IC of
the input device (which carries IIN together with M2, see Figure 8.2) appearing to
contribute more than twice as much as it contributes in the denominator of (8.24).
Furthermore, the second term in the denominator of (8.23) is larger (because of the
di↵erent size) than the second term in the denominator of (8.24) by
p
10 ⇡ 3.2 times.
From (8.23) and (8.24), the percentile deviations for both cases become:
Table 8.5: Electrical parameters for the squarer STL shown in Figure 8.2.
Case IIN [nA] IO [nA] [W/L]1,4
1 5-33 1 10-50
2 5-33 1 10-50
Case 1:(deviation(%))(Ideal-EKV)/Ideal
=
p
10
s
IO
↵IDO
+
s
IOUT
↵IDO
  (4.2)
s
IIN
↵IDO
1 +
p
10
s
IO
↵IDO
+
s
IOUT
↵IDO
(8.25)
Case 2:(deviation(%))(Ideal-EKV)/Ideal
=
s
IO
↵IDO
+
s
IOUT
↵IDO
  (2)
s
IIN
↵IDO
1 +
s
IO
↵IDO
+
s
IOUT
↵IDO
. (8.26)
When IIN increases towards the value of 30nA and given that IO is set to 1nA, the
output current IOUT takes larger values (ideally IOUT ⇠ I2IN/IO). This means that both
the numerators and denominators of (8.25) and (8.26) are dominated by IOUT . How-
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ever, the denominator of (8.25) is always larger than the denominator of (8.26), which
explains the somewhat reduced deviation from ideality in Figure 8.6b. The di↵erence
between Spectre R  and EKV is similar and reduces to ⇠ 1   2%, when IIN reaches its
maximum.
8.5.3 6 MOS Multiplier/Divider TL Circuit
For the last analysis example of STL circuits, again, two indicative cases will be pre-
sented. In the first case the aspect ratio of the devices M1 and M6 is kept the same
and 10 times bigger than the aspect ratio of the devices M2, M3, M4 and M5, while in
the second case, all transistors have the same aspect ratio. The rest of the electrical
parameters are tabulated in Table 8.6. Simulation results for the first case are shown in
Figure 8.7a and Figure 8.7b and for the second one in Figure 8.7c and Figure 8.7d. The
output current range is, again, expected to be the same in both cases based on the ideal
approach. Figure 8.7a and Figure 8.7b verify that in case 1, the circuit demonstrates
smaller deviations from its ideal behaviour throughout the simulations range, while in
the second case greater deviations are taking place, in conjunction with larger total
area. Re-expressing (8.18) in the form:
IOUT =
↵2↵4↵6
↵1↵3↵5
I3IN
I2O| {z }
Ideal Output
1 +
p
↵1↵3 +
p
↵3↵5 +
p
↵1↵5p
↵1↵3↵5
s
IIN
IDO
1 +
p
↵2 +
p
↵4p
↵2↵4
s
IO
IDO
+
s
IOUT
↵6IDO
(8.27)
and considering that for the first case ↵2,3,4,5 = 0.1↵1,6 = 0.1↵, while for the second
case ↵1,2,3,4,5,6 = ↵, yields:
ICase 1OUT =
Ideal Outputz}|{
I3IN
I2O
1 + (7.32)
s
IIN
↵IDO
1 + (6.32)
s
IO
↵IDO
+
s
IOUT
↵IDO
(8.28)
ICase 2OUT =
Ideal Outputz}|{
I3IN
I2O
1 + (3)
s
IIN
↵IDO
1 + (2)
s
IO
↵IDO
+
s
IOUT
↵IDO
. (8.29)
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From (8.27), (8.28) and (8.29), it becomes clear that the size of each transistor matters;
even though the ideal output for both cases is the same, the two di↵erent ratiometric
allocations lead to di↵erent deviation profiles from ideality. From (8.28) and (8.29) the
percentile deviations for both cases can be expressed as:
Case 1:(deviation(%))(Ideal-EKV)/Ideal
⇡
s
IOUT
↵IDO
  (7.32)
s
IIN
↵IDO
1 + (6.32)
s
IO
↵IDO
+
s
IOUT
↵IDO
(8.30)
Case 2:(deviation(%))(Ideal-EKV)/Ideal
⇡
s
IOUT
↵IDO
  (2)
s
IIN
↵IDO
1 + (2)
s
IO
↵IDO
+
s
IOUT
↵IDO
. (8.31)
When IIN increases towards the value of 10nA and given that IO is set to 1nA, the
output current IOUT takes very large values (ideally IOUT ⇠ I3IN/I2O). This means that
both the numerators and denominators of (8.30) and (8.31) are dominated by IOUT .
However, the denominator of (8.30) is always larger that the denominator of (8.31),
which explains the somewhat reduced deviations from ideality in Figure 8.7.
Table 8.6: Electrical parameters for the 6 MOS-Alt. STL shown in Figure 8.3.
Case IIN [nA] IO [nA] [W/L]1,6
1 1-10 1 10-50
2 1-10 1 10-50
8.5.4 Accuracy Vs. Device Area
In order to highlight even more the impact of aspect ratios upon the accuracy of TL
circuits, an inclusive mathematical simulation is presented, demonstrating the deviation
of the EKV model from the ideal TL behaviour, when we experiment with di↵erent
device sizes. The selected STL circuit to be presented is the 4 MOS multiplier / divider.
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(a) 2D behaviour of IOUT based on the EKV-
model mathematical simulations and Cadence
simulations for case 1 parameters. The aspect ra-
tios of the devices are set as: ↵2,3,4,5 = 0.1 ↵1,6(=
[W/L]).
(b) 3D representation of the deviation of IOUT be-
tween the two di↵erent mathematical models and
Cadence simulations for case 1 parameters. The
aspect ratios of the devices are set as: ↵2,3,4,5 =
0.1 ↵1,6(= [W/L]).
IIN 1.01nA
IIN 2nA
IIN 3nA
IIN 4nA
IIN 5nA
IIN 6nA
IIN 7nA
IIN 8nA
IIN 9nA
IIN 10nA
EKV Model :
Cadence :
20 30 40 50
8
27
64
125
216
343
512
729
1000
IOUT (nA)
[W/L]
(c) 2D behaviour of IOUT based on the EKV-
model mathematical simulations and Cadence
simulations for case 2 parameters. The aspect ra-
tios of the devices are set as: ↵1,2,3,4,5,6 = [W/L].
(d) 3D representation of the deviation of IOUT be-
tween the two di↵erent mathematical models and
Cadence simulations for case 2 parameters. The
aspect ratios of the devices are set as: ↵1,2,3,4,5,6 =
[W/L].
Figure 8.7: Two dimensional graphs of IOUT current for EKV-based model and Cadence
simulations for both cases shown in Table 8.6 for the 6 MOS-Alt. STL shown in Figure 8.3,
accompanied by three dimensional representations of their in between percentile deviations [2].
Again two cases are examined. In the first one, all devices are assumed to have the same
area, while in the second one only the areas of the devices M1 and M4, and M2 and
M3 are the same. The rest of the electrical parameters are summarised in Table 8.7
for both cases. The mathematical relations that describe cases 1 and 2 are (8.32) and
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(8.33), respectively.
Case 1 - When All Areas Are Equal:
IOUT =
Ideal Outputz }| {
 IIN
p
IDO +
p
IIN + L
s
I2
Ap
IDO +
p
IOUT + L
s
I3
A
(8.32)
Case 2 - When Area Of M1 =M4 & M2 =M3:
IOUT =
Ideal Outputz }| {
 IIN
p
IDO + L
s
IIN
A1
+ L
s
I2
A2p
IDO + L
s
IOUT
A1
+ L
s
I3
A2
(8.33)
where Aj=Wj Lj (when j=1 and 4 ! A1 and when j=2 and 3 ! A2) and Lj is each
MOST’s channel length. As Figure 8.8 reveals, for a large gain value, the deviation
between EKV and the ideal response is smaller when the devices occupy a large area.
However, for a device area larger than (> 20 25µm2) the improvement is not significant;
an increase in transistor sizes does not result in improved output current accuracy. Such
a behaviour can be explained when (8.32) is considered: when the device area A increases
in value, the fraction in (8.32) reaches asymptotically the value of:
IOUT = I
Ideal
OUT
p
IDO +
p
IINp
IDO +
p
IOUT
,
which does not depend on A.
For the second case, depicted in Figure 8.9, a large gain value (x80) has been selected
on purpose. Simulations verify that the deviation becomes smaller when A2 increases.
Considering (8.33), increasing A2 values decrease the magnitude of I2, IOUT -dependent
terms of the fraction (I2 and IOUT are the large currents of the circuit) with the IIN ,
I3-dependent terms having similar magnitude (since I3 = 10nA and IIN = 5nA). On
the other hand, when A1 takes large values but A2 decreases towards the 10µm2 value,
8.5. Mathematical Calculation and Cadence Simulation Results 159
Figure 8.8: Contour and 3D plot of the EKV-based 4 MOS STL circuit’s (see Figure 8.1)
output current deviation from the ideal behaviour, when all areas are same [2].
then the I2, IOUT -dependent terms in the fraction of (8.33) become dominant and the
percentile deviation increases; it is a simple matter to show that in this case:
Case 2 -(deviation(%))(Ideal-EKV)/Ideal
⇡
 "p
IOUT  
p
I2p
A2
#
L
!,0@pIDO + L
s
IOUT
A2
1A (8.34)
when the I2 current values diverges from the IOUT value (which is the case, since
I2 = 800nA and IOUT ⇡ 400nA).
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Figure 8.9: Contour and 3D plot of the EKV-based 4 MOS STL circuit’s (see Figure 8.1)
output current deviation from the ideal behaviour, when the areas of M1 & M4 (A1) and
M2 &M3 (A2) are equal, respectively [2].
Table 8.7: Electrical parameters for the area vs accuracy simulations for the 4 MOS STL
shown in Figure 8.1.
Case IIN [nA]   M [nA] Area [µm2] L [µm]
1 5 1-100 10 1-50 1
2 5 80 10 1-50 1
8.5.5 1st Order Low-Pass Log-Domain Filter
Exploiting the EKV-based, symbolic expression shown in Table 8.3 for the output cur-
rent and for the electrical parameters tabulated in Table 8.8, the HD2 and HD3 dis-
tortion levels of the filter’s output have been investigated. Figure 8.10 reveals the very
good agreement between the mathematical calculations and Cadence simulated results.
As it can be verified from the graph, increased deviation between the two approaches
takes place for a large value of aspect ratios and modulation index. However, regardless
of the large modulation index and the aspect ratio values, the di↵erence between the
simulated circuit and the mathematical approach does not exceed 4dBc.
With the validity of the symbolic expressions listed in Table 8.3 verified, the e↵ect of
the process-parameter IDO upon the circuit’s linearity can be studied; and in particular
the e↵ect of the factor µeffCox, which varies with technology. From Figure 8.11 it can
be observed that when the product µeffCox increases, the distortion levels of the circuit
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Figure 8.10: HD2 and HD3 distortion levels of the output current of the Log-domain filter
shown in Figure 8.4. The distortion levels are expressed in dBc and are presented versus the
filter’s modulation index (upper graphs) and also versus the devices’ aspect ratio (lower graphs).
Very good agreement exists between mathematical calculations and Cadence simulations (4dBc
in average). It is reminded that the signal’s frequency is set to 1KHz, the cut-o↵ frequency is
⇡ 4.8KHz, the capacitance is 5pF and the biasing currents are being set to 5nA each. The dBc
values on the graphs demonstrate approximately the deviation between the two methods for the
maximum value of modulation index (upper two graphs) and [W/L] ratio (lower two graphs)
[2].
are falling and vice versa. This means that in technologies, where oxide thickness is
very small, the distortion levels of the specific Log-domain filter will be smaller (since
tox = A✏ox/Cox - where A is the gate area of metal), provided that µeff remains the
same. Significant di↵erences between µeff values can be also spotted between NMOS
and PMOS devices.
Table 8.8: Electrical parameters of the Log-domain filter. All devices have the same aspect
ratios.
IDC [nA] f [Hz] C [pF ] Id, IO [nA] fc [Hz]
100 1K 5 5,5 4.8K
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Figure 8.11: The e↵ect of the product µeffCox upon the output harmonic distortion levels
of the Log-domain filter. The central value of the distribution is the one shown in Section 8.3
(260/2nV 2T ) [2].
8.6 E↵ect Of The Aspect Ratio Upon The Level of Inver-
sion in Translinear Circuits
The previous sections aimed at (a) providing su cient evidence that the proposed EKV-
based model is shadowing Cadence simulations closer than the ideal TL model and (b)
o↵ering a purely quantitative approach to the calculation of the output current values
of each of the previous topologies. The previous formulas can be used as a first cut
approximation for the output current calculation and deviation estimate from the ideal
behaviour of the aforementioned TL topologies. In this section, a di↵erent approach will
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(a) Inverse coe cient versus [W/L] for fixed IIN
and gain .
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(b) Deviation from ideal IC versus IIN for fixed
[W/L] and gain .
Figure 8.12: The dependence of the IC of the output transistor M4 of the 4 MOS multiplier
/ divider of Figure 8.1 upon the aspect ratio and input current of the circuit.
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be adopted, in order to explore the e↵ect of the various currents and aspect ratios upon
the output current ranges of the di↵erent TL circuits. For a more qualitative approach
to the previous topologies, the IC of the output transistor of each topology will be
plotted against key circuit parameters, in an attempt to demonstrate that although the
current ranges might seem low, it is the [W/L] ratio that defines the level of inversion
of the devices and subsequently the integrity of their exponential behaviour.
For the stacked-formation 4 MOS multiplier/divider TL circuit of Figure 8.1, the e↵ect
of the aspect ratio upon the level of inversion of the transistors is investigated. The
devices M1, M2 and M3 (see Figure 8.1) are biased by appropriate current sources,
therefore, there is no need to calculate the IC of these devices, since their IC will be
defined by the relation Xj =
p
Ij/(IDO↵j) (j = 1, 2, 3). Here, the focal point is the
current of the output deviceM4, whose current and subsequently IC value is not defined
directly by Xj but from relation (8.21), stemming from the application of the TLP in
the closed loop shown in Figure 8.1.
From the ideal TLP, the IC of transistor M4 can be calculated based on relation (8.13).
However, this ICIdealOUT value is independent of the aspect ratios or current combinations
of currents I2 and I3 that generate the desired gain value. In Figure 8.12, an interest-
ing, counter-intuitive result has been generated using the ideal TL equations and the
proposed EKV-based model. For a fixed value of IIN and gain, the IC value of M4 is
plotted against the aspect ratio, assuming that all devices have the same [W/L]. The
gain, defined by the current values of the devices M2 and M3 remains constant, how-
ever, the current combinations of the transistors M2 and M3 are di↵erent. Although
one would expect the ICOUT value to remain constant, no matter what current com-
bination is selected for I2 and I3 = M , it seems that since the ICEKVOUT is defined by
(8.21), di↵erent biasing combinations lead to di↵erent ICOUT values.
In a similar attempt, for fixed IIN and IO currents, the ICs of the output transistorsM4
of the 4 MOS squarer of Figure 8.2 and M6 of the 6 MOS multiplier/divider of Figure
8.3 have been plotted against their aspect ratio. Equations (8.15) and (8.22) have been
employed for the computation of the ideal and EKV-based IC of the 4 MOS squarer,
while equations (8.17) and (8.27) have been used for the 6 MOS multiplier/divider case.
The results obtained for the two cases can be seen in Figure 8.13 and Figure 8.14,
respectively.
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Figure 8.13: The dependence of the IC of the output transistor M4 of the 4 MOS squarer of
Figure 8.2 upon the aspect ratio of the devices, with [W/L]2,3 = [W/L].
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Figure 8.14: The dependence of the IC of the output transistor M6 of the 6 MOS multiplier
/ divider of Figure 8.3 upon the aspect ratio of the devices, with [W/L]2,3,4,5 = [W/L].
8.6.1 The “Hidden” Non-Ideality Factor
Based on the detailed analysis of Section 8.5, verified by the previous qualitative results,
it can be concluded that a “non-ideality factor” is nested within the relations codifying
the ideal operation of each TL circuit; consider for example relations (8.21), (8.22)
and (8.27). More specifically: whereas for the ideal case the TL expression takes the
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well-known form:
Y
k,CW
↵kY
j,CCW
↵j
Y
j,CCW
IjY
k,CW
Ik
= 1. (8.35)
When EKV - related terms are taken into consideration (and under the assumptions
been made for X, as shown is Section 8.3), the circuit will not realise the ideal behaviour
shown in (8.35). The EKV model introduces a “non-ideality factor” and the expression
codifying the TL circuit’s operation takes now the following form:
Y
k,CW
↵kY
j,CCW
↵j
Y
j,CCW
IjY
k,CW
Ik| {z }
ideal factor
0@1 + X
j,CCW
p
ICj
1A
0@1 + X
k,CW
p
ICk
1A
| {z }
non-ideality factor
= 1. (8.36)
The target function of the TL circuit defines its topology whose ideal behaviour is
governed by the ideal factor in (8.36). However, the realisation of high-performance
TL circuits deviating as little as possible from the targeted, ideal response calls for
the consideration of the “non-ideality factor” of (8.36). Note that the multiplicative
nature of the “non-ideality factor” leads to the conclusion that a deviation µ% from
unity translates directly to µ% deviation from the ideal behaviour. Consequently, the
non-ideality factor needs to deviate as little as possible from unity for a given topology.
In practice, this means that:
X
j,CCW
p
ICj ⇡
X
k,CW
p
ICk. (8.37)
Relation (8.37) suggests that so long as the summation of the square roots of the ICs
of the clockwise MOSTs balances the summation of the square roots of the ICs of the
counter-clockwise ones, the topology’s deviation from ideality will be minimal. What
is useful to stretch is that the equality (8.37) refers to summations of ICs and not to
equalities of individual device ICs. Intriguingly, (8.37) bears a resemblance to the MOS
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TLP relation originating from the quadratic behaviour of strongly-inverted MOSTs in
saturation [101].
8.7 Optimisation Techniques For The Translinear Topolo-
gies
From equation (8.36), the reader can realise that the presence of the “non-ideality fac-
tor” is mainly responsible for deviations from ideality shown in previous results. There-
fore, in order to obtain the optimal performance in the aforementioned TL topologies,
this “non-ideality factor” needs to be minimised, as shown in (8.37) and implied in
(8.36). A typical approach to this problem would be the increase of the aspect ratios
of all devices in a TL loop. However, as it will be shown in the next paragraphs, such
an action would lead to sub-optimal solutions. In addition, such an increase of the
geometrical characteristics of the devices would directly translate to bigger chip sizes;
a result that is not favoured in VLSI applications.
Exploiting equations (8.21), (8.22), (8.27), (8.36) and (8.37), a mathematical system
can be created, capable of computing the optimal aspect ratio combinations that nullify
the “non-ideality factor” of the EKV-based model. In the following paragraphs, two
categories of optimisation results will be shown for each TL topology, each one stem-
ming from the aforementioned optimisation system and targeting a di↵erent circuital
parameter. In the first category of results, the percentile deviation between the IC of
the output transistor of the EKV-based model and the ideal one are displayed versus
the aspect ratios of the devices in each TL loop. In the second category of optimi-
sation results, the percentile deviation between the IC of the output transistor of the
EKV-based model and the ideal one are displayed against the input current of each TL
topology, for di↵erent [W/L] combinations.
It is worth mentioning that with respect to the first category of results, the aspect
ratios of the devices of each TL circuit have been separated into two groups, where
each group contains an equal number of clockwise and anti-clockwise transistors. For
the sake of clarity, only one combination of aspect ratios has been selected to be shown
for each category of circuits. More specifically, for the 4 MOS multiplier/divider of
Figure 8.1 and the 4 MOS squarer of Figure 8.2 the pairs M1-M4 and M2-M3 have
been selected to be equal, while for the 6 MOS multiplier/divider of Figure 8.3, the
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groups M1-M6 and M2-M3-M4-M5 have the same size. Similar results are obtained for
any other aspect ratio combinations between the devices of the TL topology, as long
as these combinations comply with the TLP regarding the anti- and clockwise devices’
grouping.
Beginning with the presentation of the optimisation results for the 4 MOS multi-
plier/divider of Figure 8.1, Figure 8.15 provides counter-intuitive quantitative graphs.
More specifically, Figure 8.15a - Figure 8.15d illustrate the percentile deviation between
the ideal and EKV-based IC of the output device M4, for four di↵erent cases, each one
generated by a di↵erent IIN current. The deviation is plotted against the aspect ratio
parameter, for five device aspect ratio combinations. As it can be seen from the Fig-
ures, for a given input current, only one [W/L] combination is nullifying the di↵erence
between the ideal and the EKV-based calculated IC. These results are independent of
the gain value that has been selected. On the other hand, Figure 8.15e - Figure 8.15h
reveal the other side of the same coin. Four distinct cases are presented again, only
this time the aspect ratio combination of the TL devices is fixed and the input current
IIN is being swept. Again, the interested reader can verify that no matter what the
value of the [W/L] parameter is, for a given aspect ratio combination, the deviation
between the ideal and the EKV-based IC is nullified for a single IIN current value. A
qualitative Table that defines the value of the aspect ratios of the devices for the 4 MOS
multiplier/divider of Figure 8.1 for any input current IIN is provided by Table 8.9.
Table 8.9: List of indicative optimal [W/L] configurations for the 4-MOS multiplier depending
on the input current IIN .
IIN [nA] Optimal Configuration
ICoutEKV = ICoutIdeal
1 [W/L]1,4 =
1
M ⇤ [W/L]2,3
10 [W/L]1,4 =
10
M ⇤ [W/L]2,3
20 [W/L]1,4 =
20
M ⇤ [W/L]2,3
40 [W/L]1,4 =
40
M ⇤ [W/L]2,3
80 [W/L]1,4 =
80
M ⇤ [W/L]2,3
100 [W/L]1,4 =
100
M ⇤ [W/L]2,3
In an attempt to generalise the results of Table 8.9, the qualitative relation (8.38) has
been derived, which provides a useful design rule concerning the ideal operation of the
4 MOS multiplier/divider for a given input current and gain.
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(c) Case 3: IIN = 20nA, where [W/L]2,3 =
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(d) Case 4: IIN = 40nA, where [W/L]2,3 =
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(f) Case 6: [W/L] = [W/L]2,3=[W/L]1,4
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(g) Case 7: [W/L] =
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(h) Case 8: [W/L] =
[W/L]2,3=0.25*[W/L]1,4
Figure 8.15: Optimisation results for the 4 MOS multiplier/divider of Figure 8.1. For given
IIN current, only one combination of aspect ratios in nullifying the “non-ideality factor”, leading
to optimum results. Although the results are independent of the gain value, the value of 10 has
been selected for the provided results.
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(b) Case 2: IIN = 5, where [W/L]2,3 =
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(d) Case 4: IIN = 20, where [W/L]2,3 =
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(g) Case 7: [W/L] =
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(h) Case 8: [W/L] =
[W/L]2,3=0.033*[W/L]1,4
Figure 8.16: Optimisation results for the 4 MOS squarer of Figure 8.2. For given IIN current,
only one combination of aspect ratios in nullifying the “non-ideality factor”, leading to optimum
results.
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(b) Case 2: IIN = 2.75, where
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(c) Case 3: IIN = 6.5, where [W/L]2,3,4,5 =
[W/L]
[W/L]1,6=2*[W/L]2,3,4,5
[W/L]1,6=5*[W/L]2,3,4,5
[W/L]1,6=10*[W/L]2,3,4,5
[W/L]1,6=20*[W/L]2,3,4,5
[W/L]1,6=40*[W/L]2,3,4,5
0 10 20 30 40 50
0
10
20
30
[W/L]
D
ev
ia
tio
n
(%
)
(d) Case 4: IIN = 9.5, where
[W/L]2,3,4,5 = [W/L]
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(e) Case 5: [W/L] =
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(f) Case 6: [W/L] =
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(g) Case 7: [W/L] =
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(h) Case 8: [W/L] =
[W/L]2,3,4,5=0.05*[W/L]1,6
Figure 8.17: Optimisation results for the 6 MOS multiplier/divider of Figure 8.3. For given
IIN current, only one combination of aspect ratios in nullifying the “non-ideality factor”, leading
to optimum results.
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[W/L]1,4 =
IIN (nA)
M
⇤ [W/L]2,3. (8.38)
It is worth noting that as mentioned earlier, the results in Figure 8.15 quantitatively
verify that a significant increase of the [W/L] value will lead to significant deviations of
the output device IC from ideality.
In a similar attempt, the same procedure has been followed for the optimisation results
of the 4 MOS squarer and the 6 MOS multiplier/divider TL circuits. Figure 8.16
and Figure 8.17, respectively, display the same two categories of results, as Figure 8.15.
Again, unique combinations of aspect ratios - input currents are observed, thus providing
the collective optimisation Tables, Table 8.10 and Table 8.11.
Table 8.10: List of indicative optimal [W/L] configurations for the 4 MOS squarer depending
on the input current IIN .
IIN [nA] Optimal Configuration
ICoutEKV = ICoutIdeal
1 Any combination leads
to optimum results
5 [W/L]1,4 = 5 ⇤ [W/L]2,3
10 [W/L]1,4 = 10 ⇤ [W/L]2,3
15 [W/L]1,4 = 15 ⇤ [W/L]2,3
20 [W/L]1,4 = 20 ⇤ [W/L]2,3
25 [W/L]1,4 = 25 ⇤ [W/L]2,3
After a careful observation of the results shown in Figure 8.16, summarised in Table
8.10, relation (8.39) has been derived, providing a useful design rule to the user, when
it comes to the proper selection of aspect ratios for given input currents for the 4 MOS
squarer of Figure 8.2.
[W/L]1,4 = IIN (nA) ⇤ [W/L]2,3. (8.39)
The high nonlinearity of the 6 MOS multiplier/divider circuit led to non-integer values
of input current - aspect ratio combinations, as it can be seen from Table 8.11. Non-
linear least squares power fitting of the results, produced the following relation for the
optimisation of the specific circuit.
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Table 8.11: List of indicative optimal [W/L] configurations for the 6 MOS multiplier/divider
depending on the input current IIN .
IIN [nA] Optimal Configuration
ICoutEKV = ICoutIdeal
1 Any combination leads
to optimum results
1.75 [W/L]1,6 = 2.5 ⇤ [W/L]2,3,4,5
2.75 [W/L]1,6 = 5 ⇤ [W/L]2,3,4,5
5.25 [W/L]1,6 = 10 ⇤ [W/L]2,3,4,5
6.5 [W/L]1,6 = 20 ⇤ [W/L]2,3,4,5
9.5 [W/L]1,6 = 40 ⇤ [W/L]2,3,4,5
[W/L]1,6 =
0.561
r
IIN (nA)
1.219
⇤ [W/L]2,3,4,5. (8.40)
8.8 Conclusion
By now it should be clear that the impact of transistor-level design parameters upon
performance (e.g. gain, distortion-levels) or upon the ideal behaviour can be such,
that can certainly not be predicted by the “conventional” ideal equations. The in-
deed counter-intuitive simulation results underline the need to consider the e↵ect of
the transistor-level design parameters more carefully, when a TL topology (static or
dynamic) needs to be realised.
Thanks to the EKV-based model illustrated in this chapter, the input current - aspect
ratio combinations that have been defined, will allow the designer to design an optimised
TL topology that nullifies the deviation between the ideal and realistic operation of the
devices. In other words, a more accurate version of the TLP has been articulated,
summarised by (8.36). This EKV-based TLP, led to the design rules (8.38), (8.39) and
(8.40).
When considering (8.36), it is useful to bear in mind that:
i) a “small” drain current does not necessarily guarantee a “small” IC value. It
depends on the aspect ratio of the device it flows through;
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ii) conversely and similarly, a “large” drain current does not necessarily lead to a
“large” IC value;
iii) WI operation is achieved not because of “small” current values that the devices
are called to carry, but thanks to small IC values;
iv) the “non-ideality factor” incorporates square roots of ICs and not simply ICs;
this means that though the IC of a device might be “small”, that device con-
tributes to the “non-ideality factor” by the square root of its IC which, when
IC < 1, will result in a “larger” eventual value in the “non-ideality factor” ex-
pression. This practically means that because the non-ideality factor depends on
the square root of the inversion coe cient, a 10% deviation from ideality occurs
when one of the transistors reaches an inversion coe cient of 1%, which is a cur-
rent level that is an order of magnitude smaller than the typical current level taken
to be the boundary between weak and moderate inversion;
This chapter considered the customary transistor model and analysed the behaviour
of several TL circuits in the subthreshold regime. For the static TL circuits category,
the chapter investigated in detail and discussed three generic TL blocks, while for the
dynamic TL case, we investigated the behaviour of the logarithmic integrator and cor-
related its output distortion levels with low-level process parameters. The symbolic
approach adopted in this chapter can be expanded to describe more complicated static
or dynamic TL circuits since, as discussed, retrospective/symmetric relations are gener-
ated with the addition of MOST pairs in a TL loop. The symbolic relations presented
in Tables 8.1, 8.2 and 8.3, apart from increasing our understanding as far as deviations
from ideality are concerned, they are also process - independent and can be used for
assessing performance without resorting to Spectre R  simulations.
Finally, the optimisation relations/design rules provided in Section 8.7 illustrate the
optimal aspect ratio value to the designer for given input current and TL topologies,
allowing later Spectre R  simulations to generate results very close to the ideal ones. The
essence of usefulness of these optimisation relations is that they can be expanded and
tailored for the description of custom TL topologies (static or dynamic), allowing the
designer to provide optimisation rules tailored to given topologies.
Chapter 9
Conclusions and Future Work
9.1 Summary
This thesis has presented research on log-domain, ultra low-power bioelectronics, fo-
cusing on methodologies and techniques that take advantage of the inherent traits of
purely analogue, bio-inspired electronics. The primary goal of this thesis has been to
establish in the literature the systematic, in-house developed, transistor-level frame-
work, termed the Nonlinear Bernoulli Cell Formalism. This analytically ambitious task
has been approached through the realisation of novel, bio-inspired, non-linear, multi-
dimensional topologies, that mimic a variety of biological functions. The constructed
topologies deal with increased complexity emanating from the high-dimensionality, the
highly inter-coupled state variables and parameters and the multitude of the potential
dynamical behaviours. The resulting similarities between the original biological systems
of nonlinear ODEs and the proposed electrical ones, highlight the systematic nature and
the accuracy of the proposed mathematical framework.
Chapter 3 described the nonlinear dynamical behaviour of the BZ reaction, which was
analysed and implemented as a VLSI CMOS cytomimetic circuit. It was shown that
the proposed circuit can be controlled through its parameters in complete accordance
to the function of the biological model. It was hence able to successfully reproduce all
the behaviours that are present in the di↵erent regions of operation of its biological
counterpart. In fact it was able to achieve a statistical fabrication variability success
rate of 100%. Such successful results create a great starting point for a potential future
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fabrication.
Furthermore, Chapter 4 demonstrated the nonlinear dynamical behaviour of the six-
dimensional KLK model. Similarly, it was analysed, designed and implemented as a
VLSI CMOS cytomimetic circuit. The proposed circuit includes a number of weakly-
inverted MOSFETs and capacitors and can be controlled through its parameters in
complete accordance to the function of the biological model, as shown in the one- and
two-parameter bifurcation diagrams. It is hence able to successfully reproduce the
oscillatory and bistable behaviours that are present in the di↵erent regions of operation
of its biological counterpart.
The final and most complex cytomimetic circuit that has been realised with the use
of the NBCF is presented in Chapter 5. The biological model is directly mapped in a
one-to-one manner to the electrical equivalent circuit. The resulting topology is able
to emulate the complete behavioural spectrum of the mammalian cell cycle. It has
also been demonstrated that the electrical topology can be e↵ectively scaled in time, a
property absent in the biological model. Additionally, it can realise the more complex
behaviours that are present in the model, which include, birhythmicity, quasi-periodicity
and chaos. Furthermore, despite the non-linearities present in the electrical realisation
of the cell cycle (i.e. inside MOSTs and TL circuits) it is important to note that the
operational speed of the proposed cytomimetic circuit, and in general circuits of this
form, is significantly greater than any commercial software used for these purposes [20].
Additionally, the small size of the proposed circuit constitutes another useful trait, in
terms of fabrication cost. The above facts inevitably enforce the motivation to shed
further light and explore in greater depth the capabilities of the NBCF and of the
cytomimetic circuits.
Motivated from the unique capabilities of the cell cycle circuit, this thesis demonstrated
the feasibility of the emulation of the complex fifth-order biochemical system’s dynam-
ics, by means of an analog cytomimetic chip. By following closely the systematic circuit
synthesis method of the NBCF, a monolithic cytomimetic emulator has been elabo-
rated, allowing us to generate continuous-time, continuous-value, real-time solutions of
the aforementioned biochemical nonlinear, coupled ODEs model. The proposed cyto-
mimetic chip is the first of its kind, consisting of a proof-of-concept intrinsic analog
emulator for complex, high-order biochemical reactions, based on the NBCF synthesis
method.
Moreover, this thesis has presented area and performance optimisation techniques for
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widely-used static and dynamic translinear circuits.
Initially, the area optimisation is outlined, by providing a proposed miniaturisation
of the research group’s design of cochlear implants. More specifically, three di↵erent
methods are presented, that reduce the area of the ultra-low-power, CMOS VLSI im-
plementation of the auditory filter model called OZGF. The significant area requirement
arises due to the pseudodi↵erential structure of the log-domain filters (two capacitors
to realise a single pole) along with the associated low frequency designs (large required
capacitance) and the increased size of the double-poly capacitors. Firstly, the proposed
MOS-only designs incorporate MOS capacitors instead of double-poly capacitors, a fact
that simplifies the fabrication process, reduces its cost and, due to the thinner oxide,
realises the same capacitance in a smaller area. The second method proposes the order
reduction of the OZGF from four to two, by discarding two LP biquads. Although some
trade-o↵s are involved, its performance parameters, in terms of the power consumption,
the noise floor and the SNR are improved. The third technique replaces the log-domain
methodology with a sinh-domain methodology for the construction of the OZGF. This
replacement e↵ectively tackles the area barrier caused due to the pseudodi↵erential
structure of the log-domain filters. The capacitor area is cut in half, whereas the order
of the filter is maintained intact. Finally, it is worth noting that the combination of
all three methods is capable to remarkably reduce the area of the initial log-domain
double-poly 4th-order OZGF by 91.9%. However, initial results show that exhaustive
optimisation is required in order to approach the performance of the other OZGFs.
The performance optimisation is performed using a methodical, step-by-step, exploiting
a simplified EKV-based approximation, symbolic analysis of a variety of common, static
and dynamic translinear topologies in weak-inversion electronics. For the static TL cir-
cuits category, three generic TL blocks were investigated and discussed in detail, while
for the dynamic TL case, we investigated the behaviour of the logarithmic integrator and
correlated its output distortion levels with low-level process parameters. The impact of
transistor-level design parameters upon performance and ideal behaviour was captured,
analysed and discussed in a quantitative and qualitative manner. Finally, an optimisa-
tion algorithm was detailed, whereby novel design rules were for the first time provided
for popular translinear topologies, that allow the designer to design an optimised TL
topology, which nullifies the deviation between the ideal and realistic operation of the
devices. Finally, the optimisation relations/design rules provided, illustrate the optimal
aspect ratio value to the designer for given input current and TL topologies, allowing
later Spectre R  simulations to generate results very close to the ideal ones. The essence
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of usefulness of these optimisation relations is that they can be expanded and tailored
for the description of custom TL topologies (static or dynamic), allowing the designer
to provide optimisation rules tailored to given topologies.
9.2 Future Work
This thesis o↵ered significant evidence for the feasibility of the NBCF and of cytomimetic
circuits. Not only through its application on complex systems but also in real life as a
fabricated chip, it provided su cient simulated and measured results that progress the
state-of-the-art capabilities of bio-inspired electronics. Additionally, this thesis builds on
those capabilities through the provision of area and performance optimisation techniques
applicable to the underlying cytomimetic building blocks. Nevertheless, the presented
results represent a mere stepping stone, when faced with the real potential of the NBCF
and of cytomimetic circuits.
The vision for cytomimetic circuits is highly correlated to the high processing speed
of the fabricated chip (real-time data processing), in conjunction with its ultra-low
power and small area properties. These may provide an alternative method to modern
biocomputation, by using a mixed-mode processor to perform the integration of the
nonlinear coupled ODEs, instead of the conventional DSP approaches. Essentially,
this universal bio-processor could be capable of realising a wide range of biological
and biochemical systems enclosing thousands of variables and parameters, with minute
power demands and high processing speed.
The potential for future envisaged applications starts slowly to unfold. For example,
an attempt to combine an array of cytomimetic circuits with biosensors might allow
the development of versatile drug-testing platforms and/or artificial organs, where the
inputs of the cytomimetic circuit will not be provided by Keithley current sources but
from the various sensors, whose output will be a current, directly related to the amount
of protein or any other molecule that has interacted with the sensor.
However, in order to be able to consider the use of cytomimetic circuits as a true
potential alternative method to current DSP techniques, the design and fabrication of re-
configurable and re-programmable “second-generation” cytomimetic chips is required.
Such chips will be employing standard digital techniques and they will be capable of
solving di↵erent types of nonlinear dynamical systems - simultaneously or not. Bearing
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in mind the principles of operation of an FPGA, such future mixed-signal cytomimetic
chips should be able to solve more than one type of dynamical systems, by exploiting
their intrinsic analog part for the fast and e cient integration of the nonlinear ODEs,
while exploiting their digital part for the needs of re-configuration. Taking all these
into consideration, one might envisage that reconfigurable, low-power cytomimetic chips
- benefiting from the robustness and the low-drift o↵ered by monolithic technology -
might play the role of a “silicon reference system” or that of a controller (when combined
with biosensors) to synthetic biology systems which, in general, are less robust and are
characterised by higher levels of variability and noise.
The area and performance optimisation techniques could be rigorously expanded, while
shadowing the developed procedure, to describe more complicated static or dynamic
TL circuits, since, retrospective/symmetric relations are generated with the addition of
MOST pairs in a TL loop. The probable correlation of the developed performance opti-
misation techniques with Monte Carlo fabrication variability simulation results should
be investigated in detail. Finally, the collective results should ultimately be applied
on cytomimetic systems of gradually increasing complexity, so as to ensure optimal
performance while retaining minimal fabrication area/cost.
Thesis Contributions
The original contributions of this work include:
• Rigorous research on the state-of-the-art of ultra low-power bioelectronics, focus-
ing on methodologies and techniques that take advantage of the inherent traits of
purely analogue, bio-inspired electronics.
• The establishment of the Nonlinear Bernoulli Cell Framework and its capabili-
ties of converting coupled, nonlinear biological di↵erential equations into coupled,
nonlinear electrical di↵erential equations and subsequently ultra low-power log-
domain electrical circuits.
• The realisation of novel, bio-inspired, non-linear multi-dimensional topologies,
that mimic a variety of biological functions. The constructed topologies deal
with increased complexity emanating from the high-dimensionality, the highly
inter-coupled state variables and parameters, and the multitude of the potential
dynamical behaviours. The resulting similarities between the original biological
systems and the proposed electrical ones highlight the systematic nature and the
accuracy of the proposed mathematical framework.
• Statistical fabrication variability analyses investigating the robustness of the pro-
posed topologies. Subsequent low-level layout, post-layout simulations and fabri-
cation of one of the proposed topologies. Moreover, the production of su cient
proof-of-concept measured results, that validate the feasibility of the NBCF in
real life, through comparison to ideal and pre-layout simulations of the biological
system.
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• A proposed miniaturisation of the research group’s design of cochlear implants.
Design and implementation of novel circuit design techniques to reduce the size
and cost of the state-of-the-art log-domain cochlear implants. Firstly, the creation
of MOS-only designs by discarding all poly-poly capacitors and replacing them by
MOSFETs that can emulate capacitive elements. Additionally, the reduction of
the order of the underlying filters by trading o↵ performance for size. Finally,
the construction of the world’s first sinh-domain cochlear implants, where while
creating the same order of filters, half the capacitive elements were discarded. By
combining the aforementioned techniques one can secure up to 91.9% of area and
cost savings.
• A methodical, step-by-step, exploiting a simplified EKV-based approximation,
symbolic analysis of the performance of a variety of common, static and dynamic
trans-linear topologies in weak-inversion electronics. The impact of transistor-level
design parameters upon performance and ideal behaviour is captured, analysed
and discussed in a quantitative and qualitative manner. Finally, an optimisation
algorithm is detailed whereby novel design rules are for the first time provided for
popular trans-linear topologies.
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Appendix A
A. Layout of the Remaining
Blocks for the Fabricated Cell
Cycle IC.
In Chapter 6, the eight main blocks utilised for the fabrication of the mammalian
cell cycle circuit are demonstrated. For the sake of completeness, in this section the
remaining 24 blocks are displayed.
All the hereby presented blocks are constructed using a two dimensional common cen-
troid technique. For the naming convention of these blocks, refer to Chapter 6.
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Figure A.1: Layout of the n-cCM-1-1 block according to a 2D common centroid technique.
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Figure A.7: Layout of the n-rCM-1-02 block according to a 2D common centroid technique.
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Figure A.11: Layout of the n-rCM-2-1 block according to a 2D common centroid technique.
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Figure A.12: Layout of the p-cCM-1-1 block according to a 2D common centroid technique.
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Figure A.16: Layout of the p-rCM-1-2 block according to a 2D common centroid technique.
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Figure A.19: Layout of the p-rCM-2-1 block according to a 2D common centroid technique.
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Figure A.20: Layout of the p-rCM-2-0.5 block according to a 2D common centroid technique.
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